Resources Contact Us Home

Image Number 18 for United States Patent #6658578.

A processor (100) is provided that is a programmable fixed point digital signal processor (DSP) with variable instruction length, offering both high code density and easy programming. Architecture and instruction set are optimized for low power consumption and high efficiency execution of DSP algorithms, such as for wireless telephones, as well as pure control tasks. The processor includes an instruction buffer unit (106), a program flow control unit (108), an address/data flow unit (110), a data computation unit (112), and multiple interconnecting busses. Dual multiply-accumulate blocks improve processing performance. A memory interface unit (104) provides parallel access to data and instruction memories. The instruction buffer is operable to buffer single and compound instructions pending execution thereof. A decode mechanism is configured to decode instructions from the instruction buffer. The use of compound instructions enables effective use of the bandwidth available within the processor. A soft dual memory instruction can be compiled from separate first and second programmed memory instructions. Instructions can be conditionally executed or repeatedly executed. Bit field processing and various addressing modes, such as circular buffer addressing, further support execution of DSP algorithms. The processor includes a multistage execution pipeline with pipeline protection features. Various functional modules can be separately powered down to conserve power. The processor includes emulation and code debugging facilities with support for cache analysis.

  Recently Added Patents
Bump structure including nano-wires and a body connecting ends of the nano-wires, semiconductor package having the bump structure and method of manufacturing the semiconductor package
Memory semiconductor device and method of operating the same
Methods of measurement of drug induced changes in cardiac ion channel function and associated apparatus
Data parallelism aware debugging
Organic EL device and method for manufacturing the same
Method and system for securely protecting a semiconductor chip without compromising test and debug capabilities
Light emitting element and image display apparatus using the light emitting element
  Randomly Featured Patents
Quick release mechanism for sprinkler head
Method of production of steel cord for reinforcing products having a flat section
Programmable interconnect architecture
Energy absorbing polyurethane foams
Wafer processing including dicing
Internal mold release compositions
Maleate isomerase gene
Spring supported caster having a disengageable swivel lock
Network switch providing dynamic load balancing
Banking system controlled responsive to data bearing records