Resources Contact Us Home

Image Number 18 for United States Patent #6658578.

A processor (100) is provided that is a programmable fixed point digital signal processor (DSP) with variable instruction length, offering both high code density and easy programming. Architecture and instruction set are optimized for low power consumption and high efficiency execution of DSP algorithms, such as for wireless telephones, as well as pure control tasks. The processor includes an instruction buffer unit (106), a program flow control unit (108), an address/data flow unit (110), a data computation unit (112), and multiple interconnecting busses. Dual multiply-accumulate blocks improve processing performance. A memory interface unit (104) provides parallel access to data and instruction memories. The instruction buffer is operable to buffer single and compound instructions pending execution thereof. A decode mechanism is configured to decode instructions from the instruction buffer. The use of compound instructions enables effective use of the bandwidth available within the processor. A soft dual memory instruction can be compiled from separate first and second programmed memory instructions. Instructions can be conditionally executed or repeatedly executed. Bit field processing and various addressing modes, such as circular buffer addressing, further support execution of DSP algorithms. The processor includes a multistage execution pipeline with pipeline protection features. Various functional modules can be separately powered down to conserve power. The processor includes emulation and code debugging facilities with support for cache analysis.

  Recently Added Patents
Methods and systems providing desktop search capability to software application
Metal-doped oxide, method of preparing the same, and solid oxide electrolyte using the metal-doped oxide
Methods, systems, and products for providing communications services
Verbena plant named `Duempsopicha`
Nickel-cobalt-manganese multi-element lithium ion battery cathode material with dopants and its methods of preparation
Capacity and coverage self-optimization method and device in a mobile network
Avalanche photo diode and method of manufacturing the same
  Randomly Featured Patents
Dual-end warhead initiation system
Charged particle beam apparatus and method for operating a charged particle beam apparatus
User interface for a tabbed pane
Platinum alloy composition
Catalyst for the polymerization of olefins, process for the preparation thereof, and use thereof
Synergistic pesticidal composition of pyrethroid and N-phenyl-pyrazole
Network having bandwidth sharing
Branched chain fluoropolymers
Protocol offload in intelligent network adaptor, including application level signalling