Resources Contact Us Home

Image Number 18 for United States Patent #6658578.

A processor (100) is provided that is a programmable fixed point digital signal processor (DSP) with variable instruction length, offering both high code density and easy programming. Architecture and instruction set are optimized for low power consumption and high efficiency execution of DSP algorithms, such as for wireless telephones, as well as pure control tasks. The processor includes an instruction buffer unit (106), a program flow control unit (108), an address/data flow unit (110), a data computation unit (112), and multiple interconnecting busses. Dual multiply-accumulate blocks improve processing performance. A memory interface unit (104) provides parallel access to data and instruction memories. The instruction buffer is operable to buffer single and compound instructions pending execution thereof. A decode mechanism is configured to decode instructions from the instruction buffer. The use of compound instructions enables effective use of the bandwidth available within the processor. A soft dual memory instruction can be compiled from separate first and second programmed memory instructions. Instructions can be conditionally executed or repeatedly executed. Bit field processing and various addressing modes, such as circular buffer addressing, further support execution of DSP algorithms. The processor includes a multistage execution pipeline with pipeline protection features. Various functional modules can be separately powered down to conserve power. The processor includes emulation and code debugging facilities with support for cache analysis.

  Recently Added Patents
System and method for providing private demand-driven pricing
Self-assembled, micropatterned, and radio frequency (RF) shielded biocontainers and their uses for remote spatially controlled chemical delivery
Methods and systems for adapting a user environment
Wireless communication method, wireless communication system, and mode switching method
Soft co-processors to provide a software service function off-load architecture in a multi-core processing environment
Point-of-sale server and method
Method and system for shared high speed cache in SAS switches
  Randomly Featured Patents
System, method and apparatus for decrypting data stored on removable media
Apparatus and method for generating differential signal using single-ended drivers
Transgenic arthritic mice expressing a T-cell receptor transgene
Planter garden swing
Drill screw
Voltage regulator for solar cell arrays
Computer network including a computer system transmitting screen image information and corresponding speech information to another computer system
Portable cooking appliance comprising an oven chamber and a cooking hotplate
Disulfide derivatives useful for treating allergic diseases
Dry-formed nonwoven fabric