Resources Contact Us Home

Image Number 18 for United States Patent #6658578.

A processor (100) is provided that is a programmable fixed point digital signal processor (DSP) with variable instruction length, offering both high code density and easy programming. Architecture and instruction set are optimized for low power consumption and high efficiency execution of DSP algorithms, such as for wireless telephones, as well as pure control tasks. The processor includes an instruction buffer unit (106), a program flow control unit (108), an address/data flow unit (110), a data computation unit (112), and multiple interconnecting busses. Dual multiply-accumulate blocks improve processing performance. A memory interface unit (104) provides parallel access to data and instruction memories. The instruction buffer is operable to buffer single and compound instructions pending execution thereof. A decode mechanism is configured to decode instructions from the instruction buffer. The use of compound instructions enables effective use of the bandwidth available within the processor. A soft dual memory instruction can be compiled from separate first and second programmed memory instructions. Instructions can be conditionally executed or repeatedly executed. Bit field processing and various addressing modes, such as circular buffer addressing, further support execution of DSP algorithms. The processor includes a multistage execution pipeline with pipeline protection features. Various functional modules can be separately powered down to conserve power. The processor includes emulation and code debugging facilities with support for cache analysis.

  Recently Added Patents
Apparatus and method for weighing an item of mail during transport through a sorting installation and having an anti-vibration device
Broadband optical network apparatus and method
Braided boomerang pet toy
Systems and methods for dissipating an electric charge while insulating a structure
Vehicle and communication monitoring
Compound semiconductor epitaxial structure and method for fabricating the same
Look up table (LUT) structure supporting exclusive OR (XOR) circuitry configured to allow for generation of a result using quaternary adders
  Randomly Featured Patents
Method and device for remotely monitoring electrically conductive liquids
Polyvinyl alcohol hydrogel and process for producing the same
Display format conversion circuit with resynchronization of multiple display screens
Method of in-line monitoring for shallow pit on semiconductor substrate
Antenna for portable radio sets having reflecting plate
Mesoscopic electronic devices with tailored energy loss scattering
Articulated scan elements with elastomeric hinges, and methods for manufacture of same
Articulated joint including Belleville spring seals maintained in a preselected compressed state
Pad for a seabed mat
Dispenser head for flowable materials