Resources Contact Us Home
Information processing apparatus for entertainment system utilizing DMA-controlled high-speed transfer and processing of routine data

Image Number 4 for United States Patent #6647486.

Routine processing for routine data, non-routine processing for routine data and general non-routine processing are to be processed efficiently. To this end, a main CPU has a CPU core having a parallel computational mechanism, a command cache and a data cache as ordinary cache units, and a scratch-pad memory SPR which is an internal high-speed memory capable of performing direct memory accessing (DMA) suited for routine processing. A floating decimal point vector processor (VPE) has an internal high-speed memory (VU-MEM) capable of DMA processing and is tightly connected to the main CPU to form a co-processor. The VPE has a high-speed internal memory (VU-MEM) capable of DMA processing. The DMA controller (DMAC) controls DMA transfer between the main memory and the SPR, between the main memory and the (VU-MEM) and between the (VU-MEM) and the SPR.

  Recently Added Patents
Photoacoustic joulemeter utilizing beam deflection technique
Caprazene as a novel compound and derivatives thereof, and caprazol as a novel compound and derivatives thereof
Method and assembly for determining the temperature of a test sensor
Systems for usage based rate limiting over a shared data link
Image processing apparatus, image processing method, and program
Multi-layer, microporous polyolefin membrane, its production method, battery separator and battery
Imaging device
  Randomly Featured Patents
Method for granulating flexible polyolefin resin and granule
Wall having cooling passage
Electric motor
Method of anonymous entity authentication using group-based anonymous signatures
Method of making large diameter vascular prosteheses and a vascular prosthesis made by said method
Dispensing measured quantities of materials for mixing into a larger batch
Process for the mixed production of high and low purity oxygen
Memory card
Using single lookup table to correct differential non-linearity errors in an array of A/D converters
Method and apparatus for synchronizing data from memory arrays