Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Information processing apparatus for entertainment system utilizing DMA-controlled high-speed transfer and processing of routine data










Image Number 4 for United States Patent #6647486.

Routine processing for routine data, non-routine processing for routine data and general non-routine processing are to be processed efficiently. To this end, a main CPU has a CPU core having a parallel computational mechanism, a command cache and a data cache as ordinary cache units, and a scratch-pad memory SPR which is an internal high-speed memory capable of performing direct memory accessing (DMA) suited for routine processing. A floating decimal point vector processor (VPE) has an internal high-speed memory (VU-MEM) capable of DMA processing and is tightly connected to the main CPU to form a co-processor. The VPE has a high-speed internal memory (VU-MEM) capable of DMA processing. The DMA controller (DMAC) controls DMA transfer between the main memory and the SPR, between the main memory and the (VU-MEM) and between the (VU-MEM) and the SPR.








 
 
  Recently Added Patents
Package for product
Electrode material and use thereof for production of electrochemical cells
Evaluation compiler method
Vehicle hood
System or method to assist and automate an information security classification and marking process for government and non-government organizations for information of an electronic document
Optical angular position detection apparatus and method
Display apparatus
  Randomly Featured Patents
Imaging device for a printing press
Protective visor
Image forming apparatus
FM Detector using a phase shift network and an analog multiplier
Data byte load based network byte-timeslot allocation
Performance optimization in a heterogeneous, distributed database environment
Notifying system, information providing apparatus and method, electronic device and method, and computer readable medium
Detection of lost packets in switching networks used with scalable coherent interfaces
Antisense modulation of CD36L 1 expression
Amplifier control panel