Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Information processing apparatus for entertainment system utilizing DMA-controlled high-speed transfer and processing of routine data










Image Number 4 for United States Patent #6647486.

Routine processing for routine data, non-routine processing for routine data and general non-routine processing are to be processed efficiently. To this end, a main CPU has a CPU core having a parallel computational mechanism, a command cache and a data cache as ordinary cache units, and a scratch-pad memory SPR which is an internal high-speed memory capable of performing direct memory accessing (DMA) suited for routine processing. A floating decimal point vector processor (VPE) has an internal high-speed memory (VU-MEM) capable of DMA processing and is tightly connected to the main CPU to form a co-processor. The VPE has a high-speed internal memory (VU-MEM) capable of DMA processing. The DMA controller (DMAC) controls DMA transfer between the main memory and the SPR, between the main memory and the (VU-MEM) and between the (VU-MEM) and the SPR.








 
 
  Recently Added Patents
Method and system for modifying satellite radio program subscriptions in a mobile vehicle
Vehicle having power supply apparatus
Rupture resistant system
Direct converting apparatus, method for controlling the same, and control signal generation device
Universal tablet and smartphone holder
Image forming apparatus and warming up method thereof
Bus controller for handling split transactions
  Randomly Featured Patents
Post mounted hanger
Method and apparatus for transmission of digital data
Semiconductor memory system having multiple system data buses
Microperforation illumination
Row decoder circuit for an electronic memory device, particularly for low voltage applications
Process for short-time arc-welding and short-time arc-welding system
Heater
Methods and apparatus for performing speech recognition using acoustic models which are improved through an interactive process
Water access preventer
Speed reducing control system for a polyphase electric motor