Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Power semiconductor device having layered structure of power semiconductor elements and terminal members










Image Number 11 for United States Patent #6642576.

An IGBT (121) and a diode (131) are joined onto an element arrangement portion (111a) of a first terminal member (111) and an element arrangement portion (112a) of a second terminal member (112) is joined onto the IGBT (121) and the diode (131). Further, an IGBT (122) and a diode (132) are joined onto the element arrangement portion (112a) of the second terminal member (112) and an element arrangement portion (113a) of a third terminal member (113) is joined onto the IGBT (122) and the diode (132). A transfer mold package (141) is so formed as to house the elements (121, 122, 131, 132). External connection portions (111b, 112b, 113b) of the terminal members (111, 112, 113) are drawn out of the package (141). The element arrangement portion(s) (111a, 113a) of the first and/or third terminal member (111, 113) are/is exposed out of the package (141).








 
 
  Recently Added Patents
Fan guide
Touch screen tablet
Method for conductivity control of (Al,In,Ga,B)N
Inter vehicle communication system
Testing apparatus and testing method for telephone apparatus
Process to extract quassinoids
System for and method of providing single sign-on (SSO) capability in an application publishing environment
  Randomly Featured Patents
Power supply input voltage indicator
Method and apparatus for controlling image orientation of scanner apparatus
Assembly of solenoid-controlled pilot-operated valve
Method of closing a radio frequency door
Thin magnetic head having a cover provided on a planar coil
Method of controlling an electric motor with oscillating output shaft, particularly for automobile wiper systems, and the arrangement of that electric motor
Insulated neutral tie strap
Method and system for multi-layer network routing
System and method for extracting boundary elements of an object
NMOS architecture involving epitaxially-grown in-situ N-type-doped embedded eSiGe:C source/drain targeting