Resources Contact Us Home
Method of reducing substrate coupling/noise for radio frequency CMOS (RFCMOS) components in semiconductor technology by backside trench and fill

Image Number 6 for United States Patent #6638844.

A method of reducing substrate coupling and noise for one or more RFCMOS components comprising the following steps. A substrate having a frontside and a backside is provided. One or more RFCMOS components are formed over the substrate. One or more isolation structures are formed within the substrate proximate the one or more RFCOMS components. The backside of the substrate is etched to form respective trenches within the substrate and over at least the one or more isolation structures. The respective trenches are filled with dielectric material whereby the substrate coupling and noise for the one or more RFCMOS components are reduced.

  Recently Added Patents
Hydroxyl-terminated thiocarbonate containing compounds, polymers, and copolymers, and polyurethanes and urethane acrylics made therefrom
Analog to digital converter with increased sub-range resolution
Monitoring device for monitoring a display device
Metal halide lamps with fast run-up and methods of operating the same
Semiconductor device
Perspective runway system
Method for increasing expression of active tumor necrosis factor receptor family member-Ig fusion proteins
  Randomly Featured Patents
Bicycle saddle
Vehicular controller
Self-locking differential gear for motor vehicles, especially bevel gear differential gear
Notification of completion of communication with a plurality of data storage areas
Combination grill and food smoker
Converter circuit for converting 1-redundant representation of an integer
Method and apparatus for checking the width and parallelism of margins following the centering of a print with respect to a support
Thermal foil for water heaters and the like
Standardized plant extract, process for obtaining the same and uses thereof
Buckle chute folder exit rollers