Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method of reducing substrate coupling/noise for radio frequency CMOS (RFCMOS) components in semiconductor technology by backside trench and fill










Image Number 2 for United States Patent #6638844.

A method of reducing substrate coupling and noise for one or more RFCMOS components comprising the following steps. A substrate having a frontside and a backside is provided. One or more RFCMOS components are formed over the substrate. One or more isolation structures are formed within the substrate proximate the one or more RFCOMS components. The backside of the substrate is etched to form respective trenches within the substrate and over at least the one or more isolation structures. The respective trenches are filled with dielectric material whereby the substrate coupling and noise for the one or more RFCMOS components are reduced.








 
 
  Recently Added Patents
Digital watermark embedding apparatus, digital watermark embedding method, and digital watermark detection apparatus
Methods for testing OData services
Scanning optical positioning system with spatially triangulating receivers
Canine iPS cells and method of producing same
Web-based system and method for video analysis
Bioelectric battery for implantable device applications
Tone enhancement bracket
  Randomly Featured Patents
Drill centering jig and forming tool guide
Rheological fluids for particle removal
ATM currency cassette with RFID tag
Microfiltration and/or ultrafiltration membrane, method of preparation and method of filtration by means of such a membrane
Gutter cleaning system
Easy-assembled chair
Band cutting system
Video processing system and method for automatic enhancement of digital video
Optical inspection apparatus
Ethylene treatment by gas permeation