Resources Contact Us Home
Solar cell array having lattice or matrix structure and method of arranging solar cells and panels

Image Number 3 for United States Patent #6635817.

A solar cell array is provided having a lattice or matrix structure such that no two solar cell devices are connected purely in series or purely in parallel. Accordingly, if a single solar cell device fails, there is an alternate path by which the output power of all other solar cell devices may contribute to the total output power of the solar cell array. Also, the power output of the entire array is much less sensitive to a low voltage or current for a single solar cell device than in a conventional array where devices are connected in series and in parallel. Beneficially, current setting devices, such as resistors, are provided for better matching the voltages and currents within the array, although in some applications, the resistors can be eliminated, or set to zero. The lattice or matrix structures may be extended in one, two, and three-dimensional patterns.

  Recently Added Patents
Nucleic acid sequences encoding secE/sec61-gamma subunits of protein translocation complexes
Bootstrap gate driver
Method and apparatus for accessing and downloading information from the internet
Network decoys
Azole derivatives, methods for producing the same, intermediate thereof, agro-horticultural agents
Methods and apparatus for mitigating interference between co-located collaborating radios
Canopy light fixture
  Randomly Featured Patents
Compounds and methods of use thereof for assaying lysophospholipase D activity
Interactive teaching apparatus
Method of imaging a heat mode recording element comprising highly dispersed metal alloys
Human ubiquitin-conjugating enzyme homologs
Material for the controlled vaporization of a liquid cryogen
Circuit arrangement capable of quickly processing an interrupt in a virtual machine operated by a plurality of operating systems
Process for formation of dialkylaminomethylated internal olefin polymers
Weft yarn store
Performing stuck-at testing using multiple isolation circuits
Scan engine with dual chip architecture for use in electro-optical readers