Resources Contact Us Home
Set of three level concurrent word line bias conditions for a nor type flash memory array

Image Number 19 for United States Patent #6620682.

In the present invention a method is shown that uses three concurrent word line voltages in memory cell operations of an a NOR type EEPROM flash memory array. A first concurrent word line voltage controls the operation on a selected word line within a selected memory block. The second concurrent word line voltage inhibits cells on non selected word lines in the selected memory block, and the third concurrent word line voltage inhibits non-selected cells in non-selected blocks from disturb conditions. In addition the three consecutive word line voltages allow a block to be erased, pages within the block to be verified as erased, and pages within the block to be inhibited from further erasure. The three consecutive voltages also allow for the detection of over erasure of cells, correction on a page basis, and verification that the threshold voltage of the corrected cells are above an over erase value but below an erased value. The methods described herein produce a cell threshold voltage that has a narrow voltage distribution.

  Recently Added Patents
System and method for insertion and removal of video objects
Shift-invariant predictions
Battery charger
Relative variable selection system and selection method thereof
Servicing a print request from a client system
Method and apparatus for powered off processor core mode
Apparatus for certificate-based cookie security
  Randomly Featured Patents
Teaching circumference instrument
Two-lobed conveyor balls
Active matrix type liquid crystal display and liquid crystal material
Procedure for copper chloride aqueous electrolysis
Adjustable tooling pin for a card test fixture
Beverage metering and dispensing device
Insert retaining apparatus
Stress relief for walking dragline frames
Voice-coil motor control with zero-current sensing
Error catch RAM support using fan-out/fan-in matrix