Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Set of three level concurrent word line bias conditions for a nor type flash memory array










Image Number 19 for United States Patent #6620682.

In the present invention a method is shown that uses three concurrent word line voltages in memory cell operations of an a NOR type EEPROM flash memory array. A first concurrent word line voltage controls the operation on a selected word line within a selected memory block. The second concurrent word line voltage inhibits cells on non selected word lines in the selected memory block, and the third concurrent word line voltage inhibits non-selected cells in non-selected blocks from disturb conditions. In addition the three consecutive word line voltages allow a block to be erased, pages within the block to be verified as erased, and pages within the block to be inhibited from further erasure. The three consecutive voltages also allow for the detection of over erasure of cells, correction on a page basis, and verification that the threshold voltage of the corrected cells are above an over erase value but below an erased value. The methods described herein produce a cell threshold voltage that has a narrow voltage distribution.








 
 
  Recently Added Patents
Detection system and method for mobile device application
Protein kinase C inhibitors and uses thereof
Self-assembled, micropatterned, and radio frequency (RF) shielded biocontainers and their uses for remote spatially controlled chemical delivery
Compound containing a carbon or an oxygen isotope, preparation and use thereof, and composition comprising thereof
Charge pump and method of biasing deep N-well in charge pump
Shoe outsole with a surface ornamentation contrast
System and method for supporting fibre channel over ethernet communication
  Randomly Featured Patents
Registration method for projections in dual energy
Hood with shoulder support
Oligomerization process
Fluorine-containing compound, fluorine-containing polymer compound, resist composition, top coat composition and pattern formation method
Delay line for an ultrasonic probe and method of using same
Wall mounted knife holder
Holographic check authentication article
Dry thermal processor
Logic circuit with single charge pulling out transistor and semiconductor integrated circuit using the same
Fishing pole holder