Resources Contact Us Home
Set of three level concurrent word line bias conditions for a nor type flash memory array

Image Number 19 for United States Patent #6620682.

In the present invention a method is shown that uses three concurrent word line voltages in memory cell operations of an a NOR type EEPROM flash memory array. A first concurrent word line voltage controls the operation on a selected word line within a selected memory block. The second concurrent word line voltage inhibits cells on non selected word lines in the selected memory block, and the third concurrent word line voltage inhibits non-selected cells in non-selected blocks from disturb conditions. In addition the three consecutive word line voltages allow a block to be erased, pages within the block to be verified as erased, and pages within the block to be inhibited from further erasure. The three consecutive voltages also allow for the detection of over erasure of cells, correction on a page basis, and verification that the threshold voltage of the corrected cells are above an over erase value but below an erased value. The methods described herein produce a cell threshold voltage that has a narrow voltage distribution.

  Recently Added Patents
Grid computing accounting and statistics management system
Soybean variety XB51J12
Data transfer operation completion detection circuit and semiconductor memory device provided therewith
Method and apparatus for networked modems
Network client validation of network management frames
Semiconductor IC including pulse generation logic circuit
Vehicles with electric motor
  Randomly Featured Patents
Web usage overlays for third-party web plug-in content
Reduce or fail-safe bootstrapping of a system having a graphical user interface
Centrifugal separating device and method of clarifying must during the production of wine
Miniature all-purpose tool
Housing for intrinsically-safe electronics
Integrated circuit communication system with differential signal and method of manufacture thereof
Termination arrangement for a cathode ray display tube
Semiconductor static memory device having a TFT load
Oxygen absorber