Resources Contact Us Home
Set of three level concurrent word line bias conditions for a nor type flash memory array

Image Number 19 for United States Patent #6620682.

In the present invention a method is shown that uses three concurrent word line voltages in memory cell operations of an a NOR type EEPROM flash memory array. A first concurrent word line voltage controls the operation on a selected word line within a selected memory block. The second concurrent word line voltage inhibits cells on non selected word lines in the selected memory block, and the third concurrent word line voltage inhibits non-selected cells in non-selected blocks from disturb conditions. In addition the three consecutive word line voltages allow a block to be erased, pages within the block to be verified as erased, and pages within the block to be inhibited from further erasure. The three consecutive voltages also allow for the detection of over erasure of cells, correction on a page basis, and verification that the threshold voltage of the corrected cells are above an over erase value but below an erased value. The methods described herein produce a cell threshold voltage that has a narrow voltage distribution.

  Recently Added Patents
Fixing apparatus
Method and apparatus for managing communication services for user endpoint devices
Dual protocol input device
Data architecture and user interface for plasma processing related software applications
Backlight assembly, method for driving backlight assembly, and liquid crystal display having the same
Apparatus and method for evaluating an activity distribution, and irradiation system
Method for transforming a single reactor line
  Randomly Featured Patents
Display device, display module, electronic apparatus and driving method of the display device
Method of making self-piercing nuts
Rotation system for cell growth chamber of a cell expansion system and method of use therefor
Dental tool
Combination handsfree device for a handset and charger
Hand held remote cover
Board or electronic component warp analyzing method, board or electronic component warp analyzing system and board or electronic component warp analyzing program
Method for removal of immersion lithography medium in immersion lithography processes
Single lever remote control
Machine for floor maintenance