Resources Contact Us Home
Set of three level concurrent word line bias conditions for a nor type flash memory array

Image Number 19 for United States Patent #6620682.

In the present invention a method is shown that uses three concurrent word line voltages in memory cell operations of an a NOR type EEPROM flash memory array. A first concurrent word line voltage controls the operation on a selected word line within a selected memory block. The second concurrent word line voltage inhibits cells on non selected word lines in the selected memory block, and the third concurrent word line voltage inhibits non-selected cells in non-selected blocks from disturb conditions. In addition the three consecutive word line voltages allow a block to be erased, pages within the block to be verified as erased, and pages within the block to be inhibited from further erasure. The three consecutive voltages also allow for the detection of over erasure of cells, correction on a page basis, and verification that the threshold voltage of the corrected cells are above an over erase value but below an erased value. The methods described herein produce a cell threshold voltage that has a narrow voltage distribution.

  Recently Added Patents
Pharmaceutical composition for treating CAPRIN-1 expressing cancer
Method of fabricating CIGS by selenization at high temperature
Clock face
Imaging device and imaging method
Methods and systems providing desktop search capability to software application
Liquid crystal display and method of driving the same
Information processing device and display control method
  Randomly Featured Patents
Electrically operated viscous fluid dispensing method
Fence post made from two pieces of cast concrete
Metal display panel having one or more translucent regions
Margarine oil product
Electromagnetic filter assemblies
Plant for the manufacture of printed-circuit boards or multi-layers
Fiber optic connector assembly and method for venting gas inside a fiber optic connector sub-assembly
Airway assembly for tracheal intubation
Semiconductor memory device having improved row redundancy scheme and method for curing defective cell