Resources Contact Us Home
Set of three level concurrent word line bias conditions for a nor type flash memory array

Image Number 19 for United States Patent #6620682.

In the present invention a method is shown that uses three concurrent word line voltages in memory cell operations of an a NOR type EEPROM flash memory array. A first concurrent word line voltage controls the operation on a selected word line within a selected memory block. The second concurrent word line voltage inhibits cells on non selected word lines in the selected memory block, and the third concurrent word line voltage inhibits non-selected cells in non-selected blocks from disturb conditions. In addition the three consecutive word line voltages allow a block to be erased, pages within the block to be verified as erased, and pages within the block to be inhibited from further erasure. The three consecutive voltages also allow for the detection of over erasure of cells, correction on a page basis, and verification that the threshold voltage of the corrected cells are above an over erase value but below an erased value. The methods described herein produce a cell threshold voltage that has a narrow voltage distribution.

  Recently Added Patents
Soybean EF1A promoter and its use in constitutive expression of transgenic genes in plants
Power surface mount light emitting die package
Molded surface of a concrete product
Method and apparatus for establishing a media clip
Polypeptides and immunizing compositions containing gram positive polypeptides and methods of use
Shape based similarity of continuous wave doppler images
Deposited conductive layers for leads of implantable electric stimulation systems and methods of making and using
  Randomly Featured Patents
Power converter having a primary side switching circuit
Nucleic acid molecules encoding alanine 2,3-aminomutases
Sequential gas flow oxide deposition technique
Plant mat
Micro projector
Memory card
Image deblocking filter and image processing device utilizing the same
Formulation for inhalation
Multiple instruction decoder for minimizing register port requirements
Slot format and method for increasing random access opportunities in a wireless communication system