Resources Contact Us Home
Set of three level concurrent word line bias conditions for a nor type flash memory array

Image Number 19 for United States Patent #6620682.

In the present invention a method is shown that uses three concurrent word line voltages in memory cell operations of an a NOR type EEPROM flash memory array. A first concurrent word line voltage controls the operation on a selected word line within a selected memory block. The second concurrent word line voltage inhibits cells on non selected word lines in the selected memory block, and the third concurrent word line voltage inhibits non-selected cells in non-selected blocks from disturb conditions. In addition the three consecutive word line voltages allow a block to be erased, pages within the block to be verified as erased, and pages within the block to be inhibited from further erasure. The three consecutive voltages also allow for the detection of over erasure of cells, correction on a page basis, and verification that the threshold voltage of the corrected cells are above an over erase value but below an erased value. The methods described herein produce a cell threshold voltage that has a narrow voltage distribution.

  Recently Added Patents
Owner-brokered knowledge sharing machine
Apparatus and method for controlling semiconductor die warpage
Method and system for monitoring service quality in a mobile node
Change management automation tool
Optical disc drive having a tray for loading a disc using supporting portions
Information retrieval system, information retrieval method, and information retrieval program
Methods and apparatus for processing audio signals
  Randomly Featured Patents
Tiarella plant named `Pink Pearls`
Locking apparatus
Printed circuit board
Method for fabricating a flash memory cell utilizing a high-K metal gate process and related structure
Illuminated panels and methods therefor
Wrist watch
Stainblockers for nylon fibers
Mounting bracket for wall insulation
Method for sampling blood specimen
First aid kit