Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Set of three level concurrent word line bias conditions for a nor type flash memory array










Image Number 19 for United States Patent #6620682.

In the present invention a method is shown that uses three concurrent word line voltages in memory cell operations of an a NOR type EEPROM flash memory array. A first concurrent word line voltage controls the operation on a selected word line within a selected memory block. The second concurrent word line voltage inhibits cells on non selected word lines in the selected memory block, and the third concurrent word line voltage inhibits non-selected cells in non-selected blocks from disturb conditions. In addition the three consecutive word line voltages allow a block to be erased, pages within the block to be verified as erased, and pages within the block to be inhibited from further erasure. The three consecutive voltages also allow for the detection of over erasure of cells, correction on a page basis, and verification that the threshold voltage of the corrected cells are above an over erase value but below an erased value. The methods described herein produce a cell threshold voltage that has a narrow voltage distribution.








 
 
  Recently Added Patents
Method and apparatus for controlling a multi-node process
Methods and systems for managing electronic messages
Methods of establishing virtual circuits and of providing a virtual private network service through a shared network, and provider edge device for such network
Sunglasses
Detecting the type of NAT firewall using messages
Method and apparatus to maintain welding current to compensate for deterioration of welding contact tip
Apparatus for transmitting and receiving data in a wireless communication system and method thereof
  Randomly Featured Patents
Method and apparatus for measuring flatness of a floor
Portable telephone
Twin-roll type continuous casting machine
Inbred corn line PHGV6
Ultraporous and microporous membranes and method of making membranes
Non-reversible thrust washer
Regulator circuit for converting alternating input to a constant direct output
Data processing system including a cache memory
Apparatus and method for reproducing recorded signals by using recording medium
Antimicrobial peptide