Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Set of three level concurrent word line bias conditions for a nor type flash memory array










Image Number 19 for United States Patent #6620682.

In the present invention a method is shown that uses three concurrent word line voltages in memory cell operations of an a NOR type EEPROM flash memory array. A first concurrent word line voltage controls the operation on a selected word line within a selected memory block. The second concurrent word line voltage inhibits cells on non selected word lines in the selected memory block, and the third concurrent word line voltage inhibits non-selected cells in non-selected blocks from disturb conditions. In addition the three consecutive word line voltages allow a block to be erased, pages within the block to be verified as erased, and pages within the block to be inhibited from further erasure. The three consecutive voltages also allow for the detection of over erasure of cells, correction on a page basis, and verification that the threshold voltage of the corrected cells are above an over erase value but below an erased value. The methods described herein produce a cell threshold voltage that has a narrow voltage distribution.








 
 
  Recently Added Patents
Method and system for triggering message waiting indicator delivery
Plants and seeds of corn variety CV092363
Handling errors in a data processing system
Data latch circuit and electronic device
Reticle for a riflescope or other projectile-weapon aiming device
Device and method incorporating an improved text input mechanism
Method of measuring the flux of a soil gas
  Randomly Featured Patents
Cyanide removal from aqueous streams
Method and device for driving tools into the ground
Switch matrix
Benzo[b]thiophene derivatives
Merged differential amplifier and current source
System and method for dynamic template updating for compressed messages
Variable valve timing controller for internal combustion engine
Thin, flexible actuator array to produce complex shapes and force distributions
System and method for reading multiple magnetic tunnel junctions with a single select transistor
Preparation of a software configuration using an XML type programming language