Resources Contact Us Home
Set of three level concurrent word line bias conditions for a nor type flash memory array

Image Number 19 for United States Patent #6620682.

In the present invention a method is shown that uses three concurrent word line voltages in memory cell operations of an a NOR type EEPROM flash memory array. A first concurrent word line voltage controls the operation on a selected word line within a selected memory block. The second concurrent word line voltage inhibits cells on non selected word lines in the selected memory block, and the third concurrent word line voltage inhibits non-selected cells in non-selected blocks from disturb conditions. In addition the three consecutive word line voltages allow a block to be erased, pages within the block to be verified as erased, and pages within the block to be inhibited from further erasure. The three consecutive voltages also allow for the detection of over erasure of cells, correction on a page basis, and verification that the threshold voltage of the corrected cells are above an over erase value but below an erased value. The methods described herein produce a cell threshold voltage that has a narrow voltage distribution.

  Recently Added Patents
Image forming apparatus assembled with a fixing member and a pressing member
Fan guide
Method of making and using an alpha-glucanase composition to reduce or remove biofilm
Mask and method for forming the mask
Mobile communication device and method for providing positioning information
Gestures for presentation of different views of a system diagram
  Randomly Featured Patents
Key ring-pill holder container
Photosensitive resin composition
Method and system for providing fault tolerance to a continuous media server system
Baby stroller
Floor standing computer
Pseudo-distillation method for purifying a dry cleaning solvent
Method and apparatus for treating malocclusion
Heat and moisture transfer characteristic measuring equipment
Heat pump fluid heating system
Method and system for a disk fault tolerance in a disk array using rotating parity