Resources Contact Us Home
Set of three level concurrent word line bias conditions for a nor type flash memory array

Image Number 19 for United States Patent #6620682.

In the present invention a method is shown that uses three concurrent word line voltages in memory cell operations of an a NOR type EEPROM flash memory array. A first concurrent word line voltage controls the operation on a selected word line within a selected memory block. The second concurrent word line voltage inhibits cells on non selected word lines in the selected memory block, and the third concurrent word line voltage inhibits non-selected cells in non-selected blocks from disturb conditions. In addition the three consecutive word line voltages allow a block to be erased, pages within the block to be verified as erased, and pages within the block to be inhibited from further erasure. The three consecutive voltages also allow for the detection of over erasure of cells, correction on a page basis, and verification that the threshold voltage of the corrected cells are above an over erase value but below an erased value. The methods described herein produce a cell threshold voltage that has a narrow voltage distribution.

  Recently Added Patents
Chest compression devices for use with imaging systems, and methods of use of chest compression devices with imaging systems
Selective undo of editing operations performed on data objects
Contact for fluid level detection apparatus and fluid level detection apparatus
Liquid discharge head
Bearing assemblies, and bearing apparatuses and motor assemblies using same
Processor implemented systems and methods for using the catalog part of an SQL identifier to expose/access heterogeneous data
Securing mechanism and method for wafer bonder
  Randomly Featured Patents
Geophone with depth sensitive spikes
Methods, systems, and computer readable media for routing a message service message through a communications network
Load balancing using distributed forwarding agents with application based feedback for different virtual machines
Siphon hydroelectric generator
Solder ball assembly for bump formation and method for its manufacture
Low-resistance salicide fill for trench capacitors
Indolinospiropyrane compounds
Self-unloading ship with two tunnel belts and a central reclaimer
Indicia reading apparatus having image sensing and processing circuit
Proteasome inhibitors