Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Operating circuit with voltage regular circuit having at least a partially depleted soi field effect transistor










Image Number 13 for United States Patent #6603175.

A semiconductor integrated circuit comprising: a first power line which supplies a first voltage potential; a second power line which supplies a second voltage potential that is lower than the first voltage potential; a voltage regulator circuit connected electrically to the first and second power lines; a third power line which supplies a constant voltage generated by a voltage regulator circuit, with reference to the first voltage potential; and an operating circuit connected electrically to the first and third power lines. At least one transistor configuring the voltage regulator circuit is a partially-depleted SOI field-effect transistor in which a body region and a source region are connected electrically. At least one transistor configuring the operating circuit is a partially-depleted SOI field-effect transistor in which a body region is in an electrically floating state.








 
 
  Recently Added Patents
Subscribing to content
Vehicle battery with cell balancing current paths and method of charging the same
Air filter
Method of measuring specific absorption rate of electromagnetic waves
Pharmaceutical compositions of entacapone, levodopa and carbidopa with improved bioavailability
LED light
Apparatus for electrographic printing or copying
  Randomly Featured Patents
3D nonvolatile memory device including a plurality of channel contacts coupled to a plurality of channel layers and a plurality of section lines coupled to the plurality of channel contacts an
Pump impeller
Synergistic herbicidal mixtures of substituted phenylsulfonylurea derivatives and benzthiazol-2-yl-oxyacetic acid N-methylanilide
Method and apparatus for improved personal communication devices and systems
Computer controlled optical tracking system
Refrigerant cooled main steam condenser binary cycle
Play mat with self-aligning roads
Plug-in connections
Video multicast using relay devices defined by a channel quality parameter hierarchy
Sharing a dynamically located memory block between components executing in different processor modes in an extensible firmware interface environment