Resources Contact Us Home
Versatile write buffer for a microprocessor and method using same

Image Number 8 for United States Patent #6594741.

A system and method are presented for a write buffer that combines capabilities and features implemented in separate, specialized buffers in prior art microprocessors. The write buffer receives data records from a CPU and subsequently transfers them to a memory bus. In addition to the data records themselves, each location in the buffer contains a complement of control bits, which determine the mode in which the associated record will be transferred to the memory bus. The use of these bits allows the buffer to perform memory transfers associated with a write-back data cache or an EJTAG test module, as well as more conventional transfers traditionally performed by a write buffer. The combination of these multiple capabilities in a single write buffer is believed to simplify the design of the bus interface unit in a microprocessor incorporating the principles disclosed herein.

  Recently Added Patents
Preserving user applied markings made to a hardcopy original document
Generating a representation of an object of interest
External preparation composition for skin comprising ginseng flower or ginseng seed extracts
Radio frequency power delivery system
Reducing energy and increasing speed by an instruction substituting subsequent instructions with specific function instruction
Hierarchical binding and lookup of addresses in inter-process communications systems
  Randomly Featured Patents
Pump for a wine bottle
Biologically assisted process for treating sour gas at high pH
Systems, circuits and methods for filtering signals to compensate for channel effects
Process for the preparation of 2,4,6-trichloroaniline
Headrest for a dental chair
Grinding roller for the pressure comminution of granular material
Multispeed power transmission
Gas separation membrane
Support system for rack elements
Modification of resist and/or resist processing with fluorescence detection