Resources Contact Us Home
Versatile write buffer for a microprocessor and method using same

Image Number 8 for United States Patent #6594741.

A system and method are presented for a write buffer that combines capabilities and features implemented in separate, specialized buffers in prior art microprocessors. The write buffer receives data records from a CPU and subsequently transfers them to a memory bus. In addition to the data records themselves, each location in the buffer contains a complement of control bits, which determine the mode in which the associated record will be transferred to the memory bus. The use of these bits allows the buffer to perform memory transfers associated with a write-back data cache or an EJTAG test module, as well as more conventional transfers traditionally performed by a write buffer. The combination of these multiple capabilities in a single write buffer is believed to simplify the design of the bus interface unit in a microprocessor incorporating the principles disclosed herein.

  Recently Added Patents
Flame-proofed thermoplastic compositions
Systems and methods for identifying similar documents
Methods for non-linear image blending, adjustment and display
Methods and systems for assessing sales activity of a merchant
Fishing apparatus
Ion beam system and method of operating ion beam system
Scalable pixel coverage function-map
  Randomly Featured Patents
Control system for hydraulic presses
Multiple connection for rotation vacuum pumps
Pattern-formed substrate, pattern-forming method, and die
Grounding means used in a cable assembly
Information filtering system, information filtering method and information filtering program
Tandem stroller
Reduced skew timing scheme for write circuitry used in memory circuits
Alkylpolyglycoside and pyrimidine derivative based composition for inducing and stimulating hair growth and/or reducing hair loss
Multi-terminal chalcogenide logic circuits
Angle spirit level device