Resources Contact Us Home
Versatile write buffer for a microprocessor and method using same

Image Number 8 for United States Patent #6594741.

A system and method are presented for a write buffer that combines capabilities and features implemented in separate, specialized buffers in prior art microprocessors. The write buffer receives data records from a CPU and subsequently transfers them to a memory bus. In addition to the data records themselves, each location in the buffer contains a complement of control bits, which determine the mode in which the associated record will be transferred to the memory bus. The use of these bits allows the buffer to perform memory transfers associated with a write-back data cache or an EJTAG test module, as well as more conventional transfers traditionally performed by a write buffer. The combination of these multiple capabilities in a single write buffer is believed to simplify the design of the bus interface unit in a microprocessor incorporating the principles disclosed herein.

  Recently Added Patents
Apparatus and method for sterilizing vessel with electron beam
Silicon carbide substrate, epitaxial wafer and manufacturing method of silicon carbide substrate
System for alarming upon occurrence of secession of smart key for vehicles
Multi-layer, microporous polyolefin membrane, its production method, battery separator and battery
Compositions, organisms, systems, and methods for expressing a gene product in plants using SCBV expression control sequences operable in monocots and dicots
Disposable and tamper-resistant RFID lock
Patient programmer with automated MRI compatibility verification for active implantable medical device
  Randomly Featured Patents
Electronic component and semiconductor device, method of making the same and method of mounting the same, circuit board, and electronic instrument
Semiconductor device, semiconductor circuit module and manufacturing method of the same
Method and apparatus for serial scan test data delivery
Method and apparatus for reinforcement of broadcast transmissions in MBSFN inactive areas
Decreasing or increasing number of multipliers for a multi-spin slot game
Gas turbine engine turbine system
Control circuit of a plurality of STL type logic cells in parallel
Voltage controlled oscillator with automatic center frequency calibration
Disk drive employing separate read and write repeatable runout estimated values for a head having a read element offset from a write element
Automatic web splice control system