Resources Contact Us Home
Versatile write buffer for a microprocessor and method using same

Image Number 8 for United States Patent #6594741.

A system and method are presented for a write buffer that combines capabilities and features implemented in separate, specialized buffers in prior art microprocessors. The write buffer receives data records from a CPU and subsequently transfers them to a memory bus. In addition to the data records themselves, each location in the buffer contains a complement of control bits, which determine the mode in which the associated record will be transferred to the memory bus. The use of these bits allows the buffer to perform memory transfers associated with a write-back data cache or an EJTAG test module, as well as more conventional transfers traditionally performed by a write buffer. The combination of these multiple capabilities in a single write buffer is believed to simplify the design of the bus interface unit in a microprocessor incorporating the principles disclosed herein.

  Recently Added Patents
Closed-loop adaptive adjustment of pacing therapy based on cardiogenic impedance signals detected by an implantable medical device
Ultra-wideband communication system and method
Solid-state imaging apparatus and imaging system
Halogen-free flame retardants for epoxy resin systems
Noise suppression in speech signals
Processing financial documents
High-voltage AC light-emitting diode structure
  Randomly Featured Patents
Coffee maker
Optical fiber reinforcing method and optical fiber reinforcing device
Personal content server apparatus and methods
Voice enhancement system and method
Automated text entry for processor-based system
Edible film formulations containing maltodextrin
Biological assembly
Information sharing in a private access point network
Apparatus for determining hemoglobin and white blood cell count in blood
Transportable power supply substation