Resources Contact Us Home
Versatile write buffer for a microprocessor and method using same

Image Number 8 for United States Patent #6594741.

A system and method are presented for a write buffer that combines capabilities and features implemented in separate, specialized buffers in prior art microprocessors. The write buffer receives data records from a CPU and subsequently transfers them to a memory bus. In addition to the data records themselves, each location in the buffer contains a complement of control bits, which determine the mode in which the associated record will be transferred to the memory bus. The use of these bits allows the buffer to perform memory transfers associated with a write-back data cache or an EJTAG test module, as well as more conventional transfers traditionally performed by a write buffer. The combination of these multiple capabilities in a single write buffer is believed to simplify the design of the bus interface unit in a microprocessor incorporating the principles disclosed herein.

  Recently Added Patents
Methods of fabricating semiconductor device
Communication system including relay station and data frame for the communication system
LCD driving circuit in which shift register units are driven by a first clock signal of fixed duty/amplitude and a second clock signal of variable duty/amplitude
Techniques for generating and displaying a visual flow of user content through a social network
Process for preparation of Efavirenz
Vertical gate LDMOS device
Method of purifying crude acetone stream
  Randomly Featured Patents
Methods and structure for improving wafer bow control
Stabilized fast spin echo NMR pulse sequence with improved slice selection
Bill disbursing system
Apparatus for cleaning jet engine nozzles
Cover device for lines in vehicles
Self-cleaning filter assembly
Plastic safety closure for bottles simulating the appearance of a traditional cork-type wine bottle closure
Explosive container for cast primer
Cartridge with elastic pusher cup