Resources Contact Us Home
Versatile write buffer for a microprocessor and method using same

Image Number 8 for United States Patent #6594741.

A system and method are presented for a write buffer that combines capabilities and features implemented in separate, specialized buffers in prior art microprocessors. The write buffer receives data records from a CPU and subsequently transfers them to a memory bus. In addition to the data records themselves, each location in the buffer contains a complement of control bits, which determine the mode in which the associated record will be transferred to the memory bus. The use of these bits allows the buffer to perform memory transfers associated with a write-back data cache or an EJTAG test module, as well as more conventional transfers traditionally performed by a write buffer. The combination of these multiple capabilities in a single write buffer is believed to simplify the design of the bus interface unit in a microprocessor incorporating the principles disclosed herein.

  Recently Added Patents
System and method for combined I/Q generation and selective phase interpolation
Information processing using batch setting information
Host route convergence based on sequence values
Preserving privacy of digital communication information
Method for controlling a motor
Methods and system for providing drug pricing information from multiple pharmacy benefit managers (PBMs)
Battery pouch sheet edge insulation
  Randomly Featured Patents
Musical synthesis envelope control techniques
Digital processor for use with an accelerometer based angular rate sensor
E-mail program capable of transmitting, opening and presenting a container having digital content using embedded executable software
Electroplated solder terminal
Ultra-thin film laminate
Stepped surgical retractor
Motorcycle fuel door
Cooperative product promotion system and method
Reinforced composite comprising resin impregnated metallized polyaramide fabric and method of making same
Recovery of taxanes from plant material