Resources Contact Us Home
Versatile write buffer for a microprocessor and method using same

Image Number 8 for United States Patent #6594741.

A system and method are presented for a write buffer that combines capabilities and features implemented in separate, specialized buffers in prior art microprocessors. The write buffer receives data records from a CPU and subsequently transfers them to a memory bus. In addition to the data records themselves, each location in the buffer contains a complement of control bits, which determine the mode in which the associated record will be transferred to the memory bus. The use of these bits allows the buffer to perform memory transfers associated with a write-back data cache or an EJTAG test module, as well as more conventional transfers traditionally performed by a write buffer. The combination of these multiple capabilities in a single write buffer is believed to simplify the design of the bus interface unit in a microprocessor incorporating the principles disclosed herein.

  Recently Added Patents
Limit switch
Integrated circuit devices having conductive structures with different cross sections
Thermoplastic resin composition
System and method for video encoding
Compositions and methods using microspheres and non-ionic contrast agents
Light fixture
Content output control device and content output control method
  Randomly Featured Patents
System and method of imaging a memory module while in functional operation
System and method for resumable data transmission
Electronic cigarette with water base
Combination shelf and post storage unit
Method and apparatus for visual silent alarm indicator
Filled calender roll and method of building same
Integrated advertising management method and system with respect to plurality of advertising domains
Method and apparatus for obtaining electrical signals correlated with the position of a mass of mercury in instruments and the like
Rechargeable light emitting bands