Resources Contact Us Home
Versatile write buffer for a microprocessor and method using same

Image Number 8 for United States Patent #6594741.

A system and method are presented for a write buffer that combines capabilities and features implemented in separate, specialized buffers in prior art microprocessors. The write buffer receives data records from a CPU and subsequently transfers them to a memory bus. In addition to the data records themselves, each location in the buffer contains a complement of control bits, which determine the mode in which the associated record will be transferred to the memory bus. The use of these bits allows the buffer to perform memory transfers associated with a write-back data cache or an EJTAG test module, as well as more conventional transfers traditionally performed by a write buffer. The combination of these multiple capabilities in a single write buffer is believed to simplify the design of the bus interface unit in a microprocessor incorporating the principles disclosed herein.

  Recently Added Patents
High performance design rule checking technique
Vacuum cleaner filter adapter ring
System and method for conditionally sending a request for data to a home node
Data storage device and block selection method for a flash memory
Tracking data eye operating margin for steady state adaptation
Provision of downlink packet access services to user equipment in spread spectrum communication network
Rate controlled first in first out (FIFO) queues for clock domain crossing
  Randomly Featured Patents
Image processing apparatus, image processing system, cooperation method for the image processing apparatus, and computer-readable medium
Shower head
Process for forming a morphological edge structure to seal integrated electronic devices
Method and system for disengaging a drive rod in a door after an impact to the door
Fluorocarbon-containing printing ink and process for image printing
Method and apparatus for improving gray-scale linearity of plasma display
Methods and apparatus for providing multi-layered coding for memory devices
Contact structure between two conductive layers in semiconductor device and method of manufacturing the same
Method of fabricating dual damascene interconnection and etchant for stripping sacrificial layer
Actuator device, liquid ejection head, and method of inspecting the same