Resources Contact Us Home
Versatile write buffer for a microprocessor and method using same

Image Number 8 for United States Patent #6594741.

A system and method are presented for a write buffer that combines capabilities and features implemented in separate, specialized buffers in prior art microprocessors. The write buffer receives data records from a CPU and subsequently transfers them to a memory bus. In addition to the data records themselves, each location in the buffer contains a complement of control bits, which determine the mode in which the associated record will be transferred to the memory bus. The use of these bits allows the buffer to perform memory transfers associated with a write-back data cache or an EJTAG test module, as well as more conventional transfers traditionally performed by a write buffer. The combination of these multiple capabilities in a single write buffer is believed to simplify the design of the bus interface unit in a microprocessor incorporating the principles disclosed herein.

  Recently Added Patents
Method and apparatus for using service capability information for user plane location
Systems and methods for programming an RFID reader
System for programming domestic appliances and method for programming assembly-line programmable domestic appliances
Image forming apparatus
Devices and methods for the production of coaxial microfibers and nanofibers
Flash drive
Bird deterrent
  Randomly Featured Patents
Projecting type hyper-lens and method of manufacturing the same
Method of migrating seismic data without dependency on velocity
Fungicide composition based on halosulphone in particular for packaging
Cyclopropane derivative
Urea substituted imidazoquinolines
Track assembly hinge joint
Composition control of gases
Apparatus and method for performing a rebalance of resources for one or more devices at boot time
Spatial display of disk drive activity data