Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Versatile write buffer for a microprocessor and method using same










Image Number 8 for United States Patent #6594741.

A system and method are presented for a write buffer that combines capabilities and features implemented in separate, specialized buffers in prior art microprocessors. The write buffer receives data records from a CPU and subsequently transfers them to a memory bus. In addition to the data records themselves, each location in the buffer contains a complement of control bits, which determine the mode in which the associated record will be transferred to the memory bus. The use of these bits allows the buffer to perform memory transfers associated with a write-back data cache or an EJTAG test module, as well as more conventional transfers traditionally performed by a write buffer. The combination of these multiple capabilities in a single write buffer is believed to simplify the design of the bus interface unit in a microprocessor incorporating the principles disclosed herein.








 
 
  Recently Added Patents
Method and apparatus for power management control of an embedded memory having sleep and shutdown features
Data distribution unit for vehicle entertainment system
Developing device
MOS resistor apparatus and methods
Data processing method
Positive electrode for secondary battery, and secondary battery
Method and apparatus for encoding and decoding video based on first sub-pixel unit and second sub-pixel unit
  Randomly Featured Patents
Contact structure and contact liner process
Fuel injector with a metering assembly with a polymeric support member and an orifice disk positioned at a terminal end of the polymeric housing
Automatic constant pressure polishing apparatus for improving surface accuracy of lens
Method for third party, broadcast, multicast and conditional RDMA operations
Triplex Oligonucleotides targeted to p120
Backing layers and substrates for articles formed from ionomer laminates
Systems and methods for providing a trading interface
Memory device transistors
Impact tool
Hydrogen generating device having hydrogen separator membrane and control method therefor