Resources Contact Us Home
Versatile write buffer for a microprocessor and method using same

Image Number 8 for United States Patent #6594741.

A system and method are presented for a write buffer that combines capabilities and features implemented in separate, specialized buffers in prior art microprocessors. The write buffer receives data records from a CPU and subsequently transfers them to a memory bus. In addition to the data records themselves, each location in the buffer contains a complement of control bits, which determine the mode in which the associated record will be transferred to the memory bus. The use of these bits allows the buffer to perform memory transfers associated with a write-back data cache or an EJTAG test module, as well as more conventional transfers traditionally performed by a write buffer. The combination of these multiple capabilities in a single write buffer is believed to simplify the design of the bus interface unit in a microprocessor incorporating the principles disclosed herein.

  Recently Added Patents
Multichannel device utilizing a centralized out-of-band authentication system (COBAS)
Stable pharmaceutical composition and methods of using same
Method and apparatus for increasing query traffic to a web site
High throughput thin film characterization and defect detection
Signal processing and tiered signal encoding
Bit error mitigation
Rewarding independent influencers
  Randomly Featured Patents
Optical recording apparatus and method for determining an optimal recording condition
Apparatus for electrostatic deposition
Method for production of a turntable with stroboscope marks
Preparation of bioactive extracts
Pressure-compensated three-way solenoid valve
Apparatus for transferring torque magnetically
Measuring device
Machine for intercepting solid constituents in liquid streams
Preparation of mixed vanadium phosphorus oxide catalysts
Brush head adapted for mechanical or manual engagement