Resources Contact Us Home
Compact disc subcode packing and error correction detection

Image Number 10 for United States Patent #6591392.

A subcode processing circuit of an optical disc drive, and a method for processing subcode data are disclosed. The subcode processing circuit includes a shift register circuit for processing a plurality of standard subcode data bytes that are obtained from an optical disc media of the optical disc drive. The processing is configured to pack the plurality of standard subcode data bytes into a plurality of packed subcode data bytes. The plurality of packed subcode data bytes is configured to be less than the plurality of standard subcode data bytes. In one example, the shift register circuit is configured to include a plurality of shift registers and a multiplexer to assist in the processing. The subcode processing circuit is further configured to perform error correction for each byte of the plurality of packed subcode data bytes.

  Recently Added Patents
Multi-contoured yoga support
Method for inhibiting thermal run-away
Method for playing digital media files with a digital media player using a plurality of playlists
Composite conductive pads/plugs for surface-applied nerve-muscle electrical stimulation
Preparation and its use of derivatization reagent for detecting L-carnitine or D-carnitine
Method and system for testing indirect bandgap semiconductor devices using luminescence imaging
Multi user MIMO detection utilizing averaged spatial whitening
  Randomly Featured Patents
Goniometer-based body-tracking device
Tire building drum including an expandable segmental cylinder assembly and a vacuum chamber
Lamellar meltblowing die apparatus and method
Method and device for winding paper
Non-volatile memory and method with phased program failure handling
Preparation of alpha-olefin polymers of relatively narrow molecular weight distrbution
Scalable disruptive-resistant communication method
Image processing apparatus
Low catch voltage startup
Complementary accumulation-mode JFET integrated circuit topology using wide (>2eV) bandgap semiconductors