Resources Contact Us Home
Arbitration circuit with plural arbitration processors using memory bank history

Image Number 2 for United States Patent #6584531.

A method and apparatus for arbitrating access to a memory, which has a plurality of banks. The method includes arbitrating with a plurality of processors. Each processor is associated with one of a plurality of data ports and has a plurality of arbitration cycles, including a current cycle and a most recent cycle preceding the current cycle. Each processor receives memory access requests from all of the data ports, wherein each memory access request is associated with one of the memory banks. Each processor selectively grants the data port associated with that processor access to the memory for the current cycle based on the banks associated with the memory access requests of each data port, the data port that was granted access to the memory during the preceding cycle, and the memory bank that was accessed during the preceding cycle.

  Recently Added Patents
LED package with top and bottom electrodes
Bit error mitigation
Stroboscopic image modulation to reduce the visual blur of an object being viewed by an observer experiencing vibration
Method and system for facilitating micropayments in a financial transaction system
Automatic adjustment of devices in a home entertainment system
Round carrying case
Solar energy converter with improved photovoltaic efficiency, frequency conversion and thermal management permitting super highly concentrated collection
  Randomly Featured Patents
Filter press and cleaning means therefor
Magneto-resistance effect element, magnetic head, magnetic recording/reproducing device and method for manufacturing a magneto-resistance effect element
CMOS image sensor configured to provide reduced leakage current
Microencapsulation using ultrasonic atomizers
Controlled-porosity, calendered spunbonded/melt blown laminates
Toner resupplying container
Directional effect mine with formed charge
Slide-top drill-bit storage box
Phase change memory with a select device having a breakdown layer