Resources Contact Us Home
Method and apparatus for using satellite status information in satellite positioning systems

Image Number 8 for United States Patent #6583756.

Methods and apparatuses for removing the effects of cross-correlation on a satellite positioning system's calculation of position are disclosed. The method includes receiving the SPS signals from in view SPS satellites and determining whether a first measurement, corresponding to a first SPS satellite which has been indicated to be a healthy satellite, is to be removed from a set of measurements to be used to solve for a position of a mobile SPS receiver. Determining includes testing the first measurement for a cross-correlation resulting from signals from the first SPS satellite and signals from a second SPS satellite, where the first measurement is derived from the SPS signals. In one embodiment, the signals from the first SPS satellite may be weaker than the signals from the second SPS satellite, which has been indicated to be an unhealthy satellite.

  Recently Added Patents
Video editing apparatus
Biaxially oriented film which could be thermally laminated with paper and other substrates
Method for growing group III-nitride crystals in supercritical ammonia using an autoclave
Solid-state image capture device and image capture apparatus
Vehicle speed verification system and method
Method and system for electronic distribution of product redemption coupons
Rotating sunlight/light beam for fractional/beneficial use
  Randomly Featured Patents
Semiconductor integrated circuit device and having deposited layer for gate insulation
Transmitter monitoring meter
Motor-driven steering assist apparatus
Providing improved message handling performance in computer systems utilizing shared network devices
Developing device for copier and others
Image display device and light emission device
Coaxial connector assembly and antenna assembly having a switching function
Extendible head flashlight
Vehicle tool box
Layout method of power line for semiconductor integrated circuit and semiconductor integrated circuit manufactured by the layout method