Resources Contact Us Home
Designing integrated circuits to reduce electromigration effects

Image Number 3 for United States Patent #6578178.

A method of designing an integrated circuit calculates the current density in each metal lead. The method can calculates a mean time to failure for at least one metal lead. The method can assume the metal leads are arranged in series only. The method can calculate the reliability of the integrated circuit. The method can arrange the set of metal leads by reliability. The method can divide the set of metal leads into at least two subsets, a subset requiring redesign and a subset meeting the reliability criteria. An embodiment includes an integrated circuit designed by the method taught. An embodiment includes a computer program product according to the method taught. An embodiment includes an integrated circuit including an integrated circuit designed according to the computer program product.

  Recently Added Patents
Glycosyltransferase promoter
Selecting one of a plurality of print modes based on pixel coverage of a document
Digital video disc player
Circuits for prevention of reverse leakage in charge pumps
Embedded package and method for manufacturing the same
Acceleration based mode switch
Cylindrical LED fixture
  Randomly Featured Patents
Apparatus and method for summing 1-bit signals
Gas holding chamber for air-powered paintball guns
15,16-seco-19-nor progestins
Gum compositions containing vinyl laurate/vinyl acetate copolymer
Centering device for securing and centering a door handle
Photographic roll film
Adjustable fence for a compound miter saw
Apparatus for welding the tubular sections of sacks, bags or the like
Methods of using antibodies against human IL-22
Dental hand piece shield or prophylactic