Resources Contact Us Home
Designing integrated circuits to reduce electromigration effects

Image Number 3 for United States Patent #6578178.

A method of designing an integrated circuit calculates the current density in each metal lead. The method can calculates a mean time to failure for at least one metal lead. The method can assume the metal leads are arranged in series only. The method can calculate the reliability of the integrated circuit. The method can arrange the set of metal leads by reliability. The method can divide the set of metal leads into at least two subsets, a subset requiring redesign and a subset meeting the reliability criteria. An embodiment includes an integrated circuit designed by the method taught. An embodiment includes a computer program product according to the method taught. An embodiment includes an integrated circuit including an integrated circuit designed according to the computer program product.

  Recently Added Patents
Method of and apparatus for recording motion picture, which generate encoded data with higher compression efficiency using a motion vector similarity
Proximity search methods using tiles to represent geographical zones
Light fixture
Evolutionary clustering algorithm
Particle measurement process and apparatus
Organic electroluminescent element
  Randomly Featured Patents
Hinge device of a nacelle cowling of an aircraft engine on a supporting structure
Brake pressure control device
Mobile body surrounding surveillance apparatus, mobile body surrounding surveillance method, control program, and readable recording medium
Intelligent game loading
Light bulb adapter apparatus
Over-current protection device
Lead free solder alloy
Electromagnetic wave shield case and a method for manufacturing electromagnetic wave shield case
X-ray diagnostic device with filters and a beam sighting mirror mounted on a common rotatable disk
Speech detection device