Resources Contact Us Home
Designing integrated circuits to reduce electromigration effects

Image Number 3 for United States Patent #6578178.

A method of designing an integrated circuit calculates the current density in each metal lead. The method can calculates a mean time to failure for at least one metal lead. The method can assume the metal leads are arranged in series only. The method can calculate the reliability of the integrated circuit. The method can arrange the set of metal leads by reliability. The method can divide the set of metal leads into at least two subsets, a subset requiring redesign and a subset meeting the reliability criteria. An embodiment includes an integrated circuit designed by the method taught. An embodiment includes a computer program product according to the method taught. An embodiment includes an integrated circuit including an integrated circuit designed according to the computer program product.

  Recently Added Patents
Rotation angle sensor
Systems and methods for generating customized user interfaces
Method and system for cooling of integrated circuits
Device with a floating head having a heater element
Method and apparatus for connecting to external device
File management apparatus and file management apparatus controlling method
Flat panel crystal display employing simultaneous charging of main and subsidiary pixel electrodes
  Randomly Featured Patents
Compost container
Feeding device, in particular for pigs
Shower curtain ring
Liquid level detecting device and a processing apparatus
Position information inputting apparatus for a vehicle travel guide system
Interactive toys
Hub lock releasing device of tape recorder
Aquatic splash detection system
Semiconductor device and method of manufacturing semiconductor device
Method and apparatus for testing marine seismic cables