Resources Contact Us Home
Designing integrated circuits to reduce electromigration effects

Image Number 3 for United States Patent #6578178.

A method of designing an integrated circuit calculates the current density in each metal lead. The method can calculates a mean time to failure for at least one metal lead. The method can assume the metal leads are arranged in series only. The method can calculate the reliability of the integrated circuit. The method can arrange the set of metal leads by reliability. The method can divide the set of metal leads into at least two subsets, a subset requiring redesign and a subset meeting the reliability criteria. An embodiment includes an integrated circuit designed by the method taught. An embodiment includes a computer program product according to the method taught. An embodiment includes an integrated circuit including an integrated circuit designed according to the computer program product.

  Recently Added Patents
Fluid-borne particle detector
Low-staining room temperature curable coating composition
Multiple input multiple output transceiver
Dynamic learning method and adaptive normal behavior profile (NBP) architecture for providing fast protection of enterprise applications
DNA promoters and anthrax vaccines
Polarization preserving front projection screen microstructures
Detecting patterns of abuse in a virtual environment
  Randomly Featured Patents
Automated teller machine with enhanced service access
Foam material element for sound-damping cavities
Variable optical attenuator
Vertical axis wind turbine
System and method for calibrating backlight devices
Closed loop control of cardiac stimulator utilizing rate of change of impedance
Plasma processing apparatus and plasma processing method
Levitation heating using single variable frequency power supply
Semiconductor integrated circuit device
Wheels and brakes for vehicles