Resources Contact Us Home
Designing integrated circuits to reduce electromigration effects

Image Number 3 for United States Patent #6578178.

A method of designing an integrated circuit calculates the current density in each metal lead. The method can calculates a mean time to failure for at least one metal lead. The method can assume the metal leads are arranged in series only. The method can calculate the reliability of the integrated circuit. The method can arrange the set of metal leads by reliability. The method can divide the set of metal leads into at least two subsets, a subset requiring redesign and a subset meeting the reliability criteria. An embodiment includes an integrated circuit designed by the method taught. An embodiment includes a computer program product according to the method taught. An embodiment includes an integrated circuit including an integrated circuit designed according to the computer program product.

  Recently Added Patents
Removable storage device and method for identifying drive letter of the removable storage device
Pharmaceutical and diagnostic compositions for use in the treatment and diagnosis of neurodegenerative diseases or amyloid diseases
Method and system for remote delivery of email
Method and apparatus for networked modems
Peer-to-peer method of deploying and managing executable code and associated plug-ins
Method and apparatus for executing load distributed printing
Cardiopulmonary resuscitation monitoring apparatus
  Randomly Featured Patents
Plasma immersion ion processor for fabricating semiconductor integrated circuits
Method and apparatus for generating X-ray or EUV radiation
Protective coating to retard crack growth in aluminum alloy
Combined transport and exhibition device
Regenerative cyclic process for refrigerating machines
Method for the very rapid detection of polyamines
Secondary alcohol ethoxylate process
Brush for grooming animals
Housing and method of manufacturing thereof
Slot machine with additional payout indicator