Resources Contact Us Home
Designing integrated circuits to reduce electromigration effects

Image Number 3 for United States Patent #6578178.

A method of designing an integrated circuit calculates the current density in each metal lead. The method can calculates a mean time to failure for at least one metal lead. The method can assume the metal leads are arranged in series only. The method can calculate the reliability of the integrated circuit. The method can arrange the set of metal leads by reliability. The method can divide the set of metal leads into at least two subsets, a subset requiring redesign and a subset meeting the reliability criteria. An embodiment includes an integrated circuit designed by the method taught. An embodiment includes a computer program product according to the method taught. An embodiment includes an integrated circuit including an integrated circuit designed according to the computer program product.

  Recently Added Patents
System and method for providing a path avoidance feature in a network environment
Multi-level integrated circuit, device and method for modeling multi-level integrated circuits
Scanning projection apparatus with tangential compensation
Load balancing in shortest-path-bridging networks
Cell reselection and handover with multimedia broadcast/multicast service
Duty cycle adjustment of remote illumination source to maintain illumination output
Biomarker for Barrett's Oesophagus
  Randomly Featured Patents
High impact discharge valve
Cryokenetic headband
Digital systems lab
Process for separating highly pure butene-1 and butene-2
Monitoring installation
Nitrogen removal system and method for wastewater treatment lagoons
Method for preventing overload in mobile telephone networks by using `always-on` in the case of a call from a mobile telephone
Method of modifying the motion of an output-varying control element
Isoserine derivatives for use as coagulation factor IXa inhibitors
Steering linkage arm assemblies