Resources Contact Us Home
Designing integrated circuits to reduce electromigration effects

Image Number 3 for United States Patent #6578178.

A method of designing an integrated circuit calculates the current density in each metal lead. The method can calculates a mean time to failure for at least one metal lead. The method can assume the metal leads are arranged in series only. The method can calculate the reliability of the integrated circuit. The method can arrange the set of metal leads by reliability. The method can divide the set of metal leads into at least two subsets, a subset requiring redesign and a subset meeting the reliability criteria. An embodiment includes an integrated circuit designed by the method taught. An embodiment includes a computer program product according to the method taught. An embodiment includes an integrated circuit including an integrated circuit designed according to the computer program product.

  Recently Added Patents
Voltage detector having voltage detection printed board
Press nut
Arbitration circuit to arbitrate conflict between read/write command and scan command and display driver integrated circuit having the same
Method for inhibiting thermal run-away
Method and system for monitoring and treating hemodynamic parameters
Rotating device
Method and system for providing magnetic junctions having improved characteristics
  Randomly Featured Patents
Toothbrush holder
Steering wheel with airbag module and horn contract
Mehtod of selectively compensating for the chromatic dispersion of optical signals
Shift rod position indication system
Steam turbine with improved inner cylinder
Apparatus, method, and program for editing images for a photo album
Shopping context engine
Microburst precursor detector utilizing microwave radar
High-performance car with streamline configuration-altering air jets