Resources Contact Us Home
Designing integrated circuits to reduce electromigration effects

Image Number 3 for United States Patent #6578178.

A method of designing an integrated circuit calculates the current density in each metal lead. The method can calculates a mean time to failure for at least one metal lead. The method can assume the metal leads are arranged in series only. The method can calculate the reliability of the integrated circuit. The method can arrange the set of metal leads by reliability. The method can divide the set of metal leads into at least two subsets, a subset requiring redesign and a subset meeting the reliability criteria. An embodiment includes an integrated circuit designed by the method taught. An embodiment includes a computer program product according to the method taught. An embodiment includes an integrated circuit including an integrated circuit designed according to the computer program product.

  Recently Added Patents
System and method for seamlessly increasing download throughput
Method for forming a semiconductor device using selective epitaxy of group III-nitride
Vehicle and communication monitoring
Transparent zebrafish and preparation method thereof
Optical modulator module
Creation and use of test cases for automated testing of media-based applications
Luminescent nanosheets, and fluorescent illuminators, solar cells and color displays utilizing the same as well as nanosheet paints
  Randomly Featured Patents
Composite metal wood club
Hydraulically actuated synchronized transmission
Miniature rose plant named Savaface
Post surgical belt
Disposable wearing article
Pair of motorcycle saddlebags
Means for remote control of an aircraft video system for surveying ground activity
Minimizing delay in low temperature engagement of automatic transmission clutch or brake
Data compression for video
Medical thermal energy exchange pad