Resources Contact Us Home
Designing integrated circuits to reduce electromigration effects

Image Number 3 for United States Patent #6578178.

A method of designing an integrated circuit calculates the current density in each metal lead. The method can calculates a mean time to failure for at least one metal lead. The method can assume the metal leads are arranged in series only. The method can calculate the reliability of the integrated circuit. The method can arrange the set of metal leads by reliability. The method can divide the set of metal leads into at least two subsets, a subset requiring redesign and a subset meeting the reliability criteria. An embodiment includes an integrated circuit designed by the method taught. An embodiment includes a computer program product according to the method taught. An embodiment includes an integrated circuit including an integrated circuit designed according to the computer program product.

  Recently Added Patents
Secondary battery
Methods utilizing supplemental module for backward and/or cross-platform compatibility
Image forming apparatus
Method for securing information exchange, and corresponding device and computer software product
EvalBinding extension
Pattern electrode manufacturing method and pattern electrode
Image processing apparatus and method, and program
  Randomly Featured Patents
Method and system for transferring data from a data warehouse
Casing for computer mainframe
Electro-luminescent area illumination device
Door stop assembly
Projectile for centrifugal launching device
System and method for multiple mode flexible excitation in sonic infrared imaging
Ultrasonic diagnostic imaging system with reduced spatial compounding seam artifacts
Optical communication system, optical receiver and wavelength converter
Detergent composition