Resources Contact Us Home
Designing integrated circuits to reduce electromigration effects

Image Number 3 for United States Patent #6578178.

A method of designing an integrated circuit calculates the current density in each metal lead. The method can calculates a mean time to failure for at least one metal lead. The method can assume the metal leads are arranged in series only. The method can calculate the reliability of the integrated circuit. The method can arrange the set of metal leads by reliability. The method can divide the set of metal leads into at least two subsets, a subset requiring redesign and a subset meeting the reliability criteria. An embodiment includes an integrated circuit designed by the method taught. An embodiment includes a computer program product according to the method taught. An embodiment includes an integrated circuit including an integrated circuit designed according to the computer program product.

  Recently Added Patents
Scalable packet processing systems and methods
Low cost mesh network capability
System for non-destructive image processing
Tiger paw stationary tab
Method, apparatus and computer program product for visualizing whole streets based on imagery generated from panoramic street views
Methods for selective reverse mask planarization and interconnect structures formed thereby
System and method for logical separation of a server by using client virtualization
  Randomly Featured Patents
Monitoring system for self-supplied bearing
Height-adjustment mechanism for an armrest
Method for tin plating printed boards
Multifunction scanning system
Train for replacing a railroad track having retractable drive mechanisms for traveling on the cross-ties without rails
Smog scoop with disposable filter inside
Measuring tissue mobility
Backlight dimming and LCD amplitude boost
Dielectric ceramic composition
Sheet conveying apparatus and image forming apparatus