Resources Contact Us Home
Designing integrated circuits to reduce electromigration effects

Image Number 3 for United States Patent #6578178.

A method of designing an integrated circuit calculates the current density in each metal lead. The method can calculates a mean time to failure for at least one metal lead. The method can assume the metal leads are arranged in series only. The method can calculate the reliability of the integrated circuit. The method can arrange the set of metal leads by reliability. The method can divide the set of metal leads into at least two subsets, a subset requiring redesign and a subset meeting the reliability criteria. An embodiment includes an integrated circuit designed by the method taught. An embodiment includes a computer program product according to the method taught. An embodiment includes an integrated circuit including an integrated circuit designed according to the computer program product.

  Recently Added Patents
Information retrieval system, information retrieval method, and information retrieval program
Electric separator, method for the production and use thereof
Switched capacitor hold-up scheme for constant boost output voltage
Vertical axis wind turbines
Light-emitting device package structure
System and method for ensuring compliance with organizational policies
Methods of operating non-volatile memory devices during write operation interruption, non-volatile memory devices, memories and electronic systems operating the same
  Randomly Featured Patents
Biometric authentication device and method
Portable telephone and terminal equipment
Adjustable housing for a hand tool
Personal digital assistant holder
Music playing device for symphonic compositions
Object space with active objects
Laparoscopic instrument tip and method of specimen collection
Methods and systems for variable rate broadcast with soft handoff
Luminaire for road lighting
Bus to bus converter using a RAM for multiple address mapping