Resources Contact Us Home
Designing integrated circuits to reduce electromigration effects

Image Number 3 for United States Patent #6578178.

A method of designing an integrated circuit calculates the current density in each metal lead. The method can calculates a mean time to failure for at least one metal lead. The method can assume the metal leads are arranged in series only. The method can calculate the reliability of the integrated circuit. The method can arrange the set of metal leads by reliability. The method can divide the set of metal leads into at least two subsets, a subset requiring redesign and a subset meeting the reliability criteria. An embodiment includes an integrated circuit designed by the method taught. An embodiment includes a computer program product according to the method taught. An embodiment includes an integrated circuit including an integrated circuit designed according to the computer program product.

  Recently Added Patents
Method and apparatus for feeding a polyurethane mixture into hollow bodies
Elastic polypropylene-based film compositions
High density vertical structure nitride flash memory
Method and system for scaling usage of a social based application on an online social network
Antenna module and wireless communication apparatus
Methods for detecting DNA-binding proteins
Keyswitch controller
  Randomly Featured Patents
Method for increasing the yield of beans
High-whiteness, biaxially oriented polyester film, its use and process for its production
Two-part gasket for pipe-to-pipe connections
Use of GHRH-RP to stimulate stem cell factor production
Off board ink supply system and process for operating an ink jet printer
Isolation of 3-methyl-1-butene from a hydrocarbon stream
Bag dispenser
Textile reinforced membrane filter, method for manufacture and application
System for controlling physical distribution pallets
Vehicle soft top