Resources Contact Us Home
Designing integrated circuits to reduce electromigration effects

Image Number 3 for United States Patent #6578178.

A method of designing an integrated circuit calculates the current density in each metal lead. The method can calculates a mean time to failure for at least one metal lead. The method can assume the metal leads are arranged in series only. The method can calculate the reliability of the integrated circuit. The method can arrange the set of metal leads by reliability. The method can divide the set of metal leads into at least two subsets, a subset requiring redesign and a subset meeting the reliability criteria. An embodiment includes an integrated circuit designed by the method taught. An embodiment includes a computer program product according to the method taught. An embodiment includes an integrated circuit including an integrated circuit designed according to the computer program product.

  Recently Added Patents
FET device having ultra-low on-resistance and low gate charge
Soybean cultivar CL0911610
Data processor with virtual machine management
Methods, devices and computer program products providing for establishing a model for emulating a physical quantity which depends on at least one input parameter, and use thereof
Dynamically reconfigurable systolic array accelorators
Circuit board and display panel assembly having the same
Error protection for pipeline resources
  Randomly Featured Patents
Nonvolatile memory apparatus and nonvolatile data storage medium
Core securing member and its structure
Method of optical treatment
Image detail enhancement system
Interferometric lithography system and method used to generate equal path lengths of interfering beams
Information setting apparatus of camera
Sales promoting-purpose bottle closure
Topical preparation and method for using same in treating skin disorders in animals
Transition molding and installation methods therefor
Large aperture superwide-angle lens