Resources Contact Us Home
Designing integrated circuits to reduce electromigration effects

Image Number 3 for United States Patent #6578178.

A method of designing an integrated circuit calculates the current density in each metal lead. The method can calculates a mean time to failure for at least one metal lead. The method can assume the metal leads are arranged in series only. The method can calculate the reliability of the integrated circuit. The method can arrange the set of metal leads by reliability. The method can divide the set of metal leads into at least two subsets, a subset requiring redesign and a subset meeting the reliability criteria. An embodiment includes an integrated circuit designed by the method taught. An embodiment includes a computer program product according to the method taught. An embodiment includes an integrated circuit including an integrated circuit designed according to the computer program product.

  Recently Added Patents
Piano keyboard with key touch point detection
Head shield
Systems and methods for velocity profile based approach to point control
System, apparatus and method for enabling/disabling display data channel access to enable/disable high-bandwidth digital content protection
Digital fine delay processing
Customizing a range of acceptable tape dimensional stability write conditions
  Randomly Featured Patents
Toothless ratchet, clutch, and mechanisms to eliminate backlash
Semiconductor device
Mammoth ivory jewellery and process for manufacture thereof
Modular missile and method of assembly
Intelligent coding system for picture signal
Method, device, and system of resource configuration
Steering column mounted cooler tray
Systems and methods for optimizing a process of determining a location of data identified by a virtual hard drive address
Deposition of tungsten nitride