Resources Contact Us Home
Designing integrated circuits to reduce electromigration effects

Image Number 3 for United States Patent #6578178.

A method of designing an integrated circuit calculates the current density in each metal lead. The method can calculates a mean time to failure for at least one metal lead. The method can assume the metal leads are arranged in series only. The method can calculate the reliability of the integrated circuit. The method can arrange the set of metal leads by reliability. The method can divide the set of metal leads into at least two subsets, a subset requiring redesign and a subset meeting the reliability criteria. An embodiment includes an integrated circuit designed by the method taught. An embodiment includes a computer program product according to the method taught. An embodiment includes an integrated circuit including an integrated circuit designed according to the computer program product.

  Recently Added Patents
Adhesive structure of optical device, adhesion method, and optical pickup device
Washing-up bowl
Remote device pairing setup
Method of manufacturing semiconductor device
Method for the treatment, alleviation of symptoms of, relieving, improving and preventing a cognitive disease, disorder or condition
Memory device program window adjustment
Medical injector
  Randomly Featured Patents
Method of embedding page address translation entries within a sequentially accessed digital audio data stream
High pressure range hydrocephalus valve system
Digital-analog current converter
Process for producing perfluorodiacyl fluorinated compounds
Fan wheel and method for manufacturing the same
Nitride based semiconductor device and fabrication method for the same
Servo control apparatus and method, and disk recording or playback apparatus
Rotary cleaning device
Photographic method and apparatus employing automatic camera adjustment
Controller for supercharged engine