Resources Contact Us Home
Designing integrated circuits to reduce electromigration effects

Image Number 3 for United States Patent #6578178.

A method of designing an integrated circuit calculates the current density in each metal lead. The method can calculates a mean time to failure for at least one metal lead. The method can assume the metal leads are arranged in series only. The method can calculate the reliability of the integrated circuit. The method can arrange the set of metal leads by reliability. The method can divide the set of metal leads into at least two subsets, a subset requiring redesign and a subset meeting the reliability criteria. An embodiment includes an integrated circuit designed by the method taught. An embodiment includes a computer program product according to the method taught. An embodiment includes an integrated circuit including an integrated circuit designed according to the computer program product.

  Recently Added Patents
Single mode optical fiber with improved bend performance
Sound producing apparatus for vehicle
Methods and systems for automated segmentation of dense cell populations
Real ear measurement system using thin tube
Large carrying case
Method of isolating human neuroepithelial precursor cells from human fetal tissue
Reticle for a riflescope or other projectile-weapon aiming device
  Randomly Featured Patents
Vehicle door hinge
Method for fabricating an interposer
Hybrid reformer for fuel flexibility
Adjustable bent housing with rotational stop
Method of manufacturing magnetic head having a patterned pole layer and method of forming a patterned layer
Indexible wrench
Interference-tolerant spread-spectrum receiver and method therefor
Paging power control based on page concatenation
Shear web load cell having thermal compensation
Double flexing chain