Resources Contact Us Home
Designing integrated circuits to reduce electromigration effects

Image Number 3 for United States Patent #6578178.

A method of designing an integrated circuit calculates the current density in each metal lead. The method can calculates a mean time to failure for at least one metal lead. The method can assume the metal leads are arranged in series only. The method can calculate the reliability of the integrated circuit. The method can arrange the set of metal leads by reliability. The method can divide the set of metal leads into at least two subsets, a subset requiring redesign and a subset meeting the reliability criteria. An embodiment includes an integrated circuit designed by the method taught. An embodiment includes a computer program product according to the method taught. An embodiment includes an integrated circuit including an integrated circuit designed according to the computer program product.

  Recently Added Patents
Processing data using information embedded in a data request
Extreme ultraviolet light source device and method for generating extreme ultraviolet light
Method and apparatus for transcoding and transrating in distributed video systems
System and method for receiving MBMS broadcasting service
Method for transferring inventory between virtual universes
Human embryonic stem cell methods and PODXL expression
  Randomly Featured Patents
Anti-inflammatory medicaments
Pneumatically operated sliding-caliper disk brake for commercial vehicles
Electrical connector means
Burner control with interrupted ignition
Coated film
Jam clearance apparatus for sheetfeeding device
Device for gripping and for reading of temperature values obtained by means of a temperature measuring device
Segmented blow molds
Process for the preparation of etoposide phosphate and intermediate thereof
Sinus delivery of sustained release therapeutics