Resources Contact Us Home
Designing integrated circuits to reduce electromigration effects

Image Number 3 for United States Patent #6578178.

A method of designing an integrated circuit calculates the current density in each metal lead. The method can calculates a mean time to failure for at least one metal lead. The method can assume the metal leads are arranged in series only. The method can calculate the reliability of the integrated circuit. The method can arrange the set of metal leads by reliability. The method can divide the set of metal leads into at least two subsets, a subset requiring redesign and a subset meeting the reliability criteria. An embodiment includes an integrated circuit designed by the method taught. An embodiment includes a computer program product according to the method taught. An embodiment includes an integrated circuit including an integrated circuit designed according to the computer program product.

  Recently Added Patents
Zoom lens
Particle measurement process and apparatus
Case for electronic device
Washing machine
Systems and methods for picture based communication
Managing distributed applications using structural diagrams
Method and system to generate finite state grammars using sample phrases
  Randomly Featured Patents
Processor core for using external extended arithmetic unit efficiently and processor incorporating the same
Lens barrel
Sanitary garment
Touch panel for an acoustic touch position sensor using shear wave propagation
Mobile magnetic traps and platforms for micro/nano particle manipulation
Elastomer compositions for use in a hydrocarbon resistant hose
High pressure pump
Driven wheel passenger conveyor
Method for preserving an archival document or object