Resources Contact Us Home
Designing integrated circuits to reduce electromigration effects

Image Number 3 for United States Patent #6578178.

A method of designing an integrated circuit calculates the current density in each metal lead. The method can calculates a mean time to failure for at least one metal lead. The method can assume the metal leads are arranged in series only. The method can calculate the reliability of the integrated circuit. The method can arrange the set of metal leads by reliability. The method can divide the set of metal leads into at least two subsets, a subset requiring redesign and a subset meeting the reliability criteria. An embodiment includes an integrated circuit designed by the method taught. An embodiment includes a computer program product according to the method taught. An embodiment includes an integrated circuit including an integrated circuit designed according to the computer program product.

  Recently Added Patents
Sample analyzing device
Circuitry for measuring and compensating phase and amplitude differences in NDT/NDI operation
Data processor with virtual machine management
Data-conditioned encryption method
Chain link
Inductive antenna coupling
Liquid crystal display apparatus
  Randomly Featured Patents
Individual watering bowl with mulitdirectional connection of the type comprising a bowl and plumbing
Figure sizing and positioning on dynamic pages
Power saw including removable circular cutting element and holder
Low temperature methods of bonding components
Side bearing cage assembly
Image device and optical device for providing dust removing capabilities
Lens measuring device
Method of making a diamond film
Ceramic impedance device
Optical transceiver with reduced height