Resources Contact Us Home
Designing integrated circuits to reduce electromigration effects

Image Number 3 for United States Patent #6578178.

A method of designing an integrated circuit calculates the current density in each metal lead. The method can calculates a mean time to failure for at least one metal lead. The method can assume the metal leads are arranged in series only. The method can calculate the reliability of the integrated circuit. The method can arrange the set of metal leads by reliability. The method can divide the set of metal leads into at least two subsets, a subset requiring redesign and a subset meeting the reliability criteria. An embodiment includes an integrated circuit designed by the method taught. An embodiment includes a computer program product according to the method taught. An embodiment includes an integrated circuit including an integrated circuit designed according to the computer program product.

  Recently Added Patents
Device for dispensing a fluid product
Information processing apparatus, method, and computer-readable medium
Transparent conductive thin film
Ultra-high tensile strength maraging steel music instrument string
Interjurisdictional recording mechanism
Electrical switching apparatus, and racking assembly and secondary disconnect assembly therefor
Ceiling lamp
  Randomly Featured Patents
Positioning apparatus, exposure apparatus, device manufacturing method, and positioning method
Marble run game
Polyimides having high Tg, high TOS, and low moisture regain
Time compression/expansion of phonemes based on the information carrying elements of the phonemes
Chemoelectric battery
Disposable clip applier
Process and apparatus for cooling and purifying a hot gas containing slag particles
Re-configurable motion controller drive
Apparatus for assembling arrays of cigarettes or the like