Resources Contact Us Home
Designing integrated circuits to reduce electromigration effects

Image Number 3 for United States Patent #6578178.

A method of designing an integrated circuit calculates the current density in each metal lead. The method can calculates a mean time to failure for at least one metal lead. The method can assume the metal leads are arranged in series only. The method can calculate the reliability of the integrated circuit. The method can arrange the set of metal leads by reliability. The method can divide the set of metal leads into at least two subsets, a subset requiring redesign and a subset meeting the reliability criteria. An embodiment includes an integrated circuit designed by the method taught. An embodiment includes a computer program product according to the method taught. An embodiment includes an integrated circuit including an integrated circuit designed according to the computer program product.

  Recently Added Patents
System, method and program recording medium for supply capacity estimation
Touch screen tablet
Automatically capturing images that include lightning
System and method for enabling image recognition and searching of remote content on display
Imidazole-5-carboxylic acid derivatives, the preparation method therefor and the uses thereof
Segmenting video based on timestamps in comments
Device and method for quantizing and inverse quantizing LPC filters in a super-frame
  Randomly Featured Patents
Use of an aqueous swollen macromolecule-containing system as water for fire fighting
System and method for cleaning a conditioning device
Method for the production of proteins
Method and apparatus for providing pre-pay and post-pay communication services using the same integrated
Method and system for assembling and utilizing components in component object systems
Scaffolding systems and clamping devices therefor
Liquid-coolant cooling element
Ultraminiature high energy density cell
Method of making a spring mounted head arm assembly