Resources Contact Us Home
Designing integrated circuits to reduce electromigration effects

Image Number 3 for United States Patent #6578178.

A method of designing an integrated circuit calculates the current density in each metal lead. The method can calculates a mean time to failure for at least one metal lead. The method can assume the metal leads are arranged in series only. The method can calculate the reliability of the integrated circuit. The method can arrange the set of metal leads by reliability. The method can divide the set of metal leads into at least two subsets, a subset requiring redesign and a subset meeting the reliability criteria. An embodiment includes an integrated circuit designed by the method taught. An embodiment includes a computer program product according to the method taught. An embodiment includes an integrated circuit including an integrated circuit designed according to the computer program product.

  Recently Added Patents
Distylium plant named `PIIDIST-II`
System, method and computer program product for efficient caching of hierarchical items
Session transfer method, application server, and communications system
Digital broadcast receiver and method for processing caption thereof
Transaction finance processing system and approach
Channel marking for chip mark overflow and calibration errors
Fast port switching in an audiovisual receiver by use of port pre-authentication by a partial PHY decoder core
  Randomly Featured Patents
Punch machine
Method and system for maintaining multiple PDN network connection during inter-technology handover in idle mode
Water sprinkler head with integral off-on water flow control valve and adaptive fittings therefor
X-ray cassette casing
Resin composition
Card activated cash dispensing automated banking machine system and method
Ink jet printer
X-ray mask and its fabrication method
LPC configuration sharing method
Automobile body