Resources Contact Us Home
Designing integrated circuits to reduce electromigration effects

Image Number 12 for United States Patent #6578178.

A method of designing an integrated circuit calculates the current density in each metal lead. The method can calculates a mean time to failure for at least one metal lead. The method can assume the metal leads are arranged in series only. The method can calculate the reliability of the integrated circuit. The method can arrange the set of metal leads by reliability. The method can divide the set of metal leads into at least two subsets, a subset requiring redesign and a subset meeting the reliability criteria. An embodiment includes an integrated circuit designed by the method taught. An embodiment includes a computer program product according to the method taught. An embodiment includes an integrated circuit including an integrated circuit designed according to the computer program product.

  Recently Added Patents
Method and system for modularized configurable connector system for ethernet applications
Method and apparatus for disease diagnosis and screening using extremely low frequency electromagnetic fields
High safety vehicular transportation system and operational method thereof
System and method of supplying an electrical system with direct current
Curable sublimation marking material and sublimation transfer process using same
Lifting apparatus
Pyrazole kinase modulators and methods of use
  Randomly Featured Patents
Air register
Optical single crystal film, process for producing the same and optical element comprising the same
Method for dividing substrate
Connector removal tool
Body for hand held machine tool
Lateral pipe adaptor
Pen grip with spring
Method for making a die for stamping metal reflectors
Over-the-wire valvulotomes
Method for winding electrode foils and separators for capacitor