Resources Contact Us Home
Designing integrated circuits to reduce electromigration effects

Image Number 12 for United States Patent #6578178.

A method of designing an integrated circuit calculates the current density in each metal lead. The method can calculates a mean time to failure for at least one metal lead. The method can assume the metal leads are arranged in series only. The method can calculate the reliability of the integrated circuit. The method can arrange the set of metal leads by reliability. The method can divide the set of metal leads into at least two subsets, a subset requiring redesign and a subset meeting the reliability criteria. An embodiment includes an integrated circuit designed by the method taught. An embodiment includes a computer program product according to the method taught. An embodiment includes an integrated circuit including an integrated circuit designed according to the computer program product.

  Recently Added Patents
3D IC method and device
Image processing apparatus, remote management system, license update method, and computer program product
System and method for internet based procurement of goods and services
Magnetoresistive element and manufacturing method of the same
Information repository search system
Panel for decoration
High electron mobility transistor and manufacturing method thereof
  Randomly Featured Patents
Image forming method, computer program for forming image, and image forming apparatus
Ball valve control system
Light activated intrusion alarm
Method and system for enhancing the quality of video prompts in an interactive media response system
Combined pillow fabric picture frame and fabric heart shaped pouch
Waterbone photoresists having associate thickeners
Apparatus for eliminating backlash in a zoom finder
Method for fabricating CMOS image sensor
Process for preparing 2,5-dihydroxyterephthalic acid
Venturi nozzle assembly construction in a shallow well pump casing