Resources Contact Us Home
Designing integrated circuits to reduce electromigration effects

Image Number 12 for United States Patent #6578178.

A method of designing an integrated circuit calculates the current density in each metal lead. The method can calculates a mean time to failure for at least one metal lead. The method can assume the metal leads are arranged in series only. The method can calculate the reliability of the integrated circuit. The method can arrange the set of metal leads by reliability. The method can divide the set of metal leads into at least two subsets, a subset requiring redesign and a subset meeting the reliability criteria. An embodiment includes an integrated circuit designed by the method taught. An embodiment includes a computer program product according to the method taught. An embodiment includes an integrated circuit including an integrated circuit designed according to the computer program product.

  Recently Added Patents
Monitoring heap in real-time by a mobile agent to assess performance of virtual machine
Heat retaining device
Interface circuit
Portable electric circular saw
Virtual physician acute myocardial infarction detection system and method
Color variation control process for molding plastic and composite multi-color articles
Nutritional supplement method
  Randomly Featured Patents
Plush toy
Fungicidal carboxamidopyrazoles
Insulated gate silicon carbide semiconductor device
Method and apparatus for the prevention of unwanted calls in a callback system
DNA encoding SNORF1 receptor
Electric motor system
Base body of reflecting mirror and method for preparing the same
Inflatable recreational punchball
Elastomeric syringe actuation device
Anti-C2/C2a inhibitors of complement activation