Resources Contact Us Home
Designing integrated circuits to reduce electromigration effects

Image Number 12 for United States Patent #6578178.

A method of designing an integrated circuit calculates the current density in each metal lead. The method can calculates a mean time to failure for at least one metal lead. The method can assume the metal leads are arranged in series only. The method can calculate the reliability of the integrated circuit. The method can arrange the set of metal leads by reliability. The method can divide the set of metal leads into at least two subsets, a subset requiring redesign and a subset meeting the reliability criteria. An embodiment includes an integrated circuit designed by the method taught. An embodiment includes a computer program product according to the method taught. An embodiment includes an integrated circuit including an integrated circuit designed according to the computer program product.

  Recently Added Patents
Methods and apparatus for preserving privacy in an RFID system
Tool bag with removable tool wall
Device and method for quantizing and inverse quantizing LPC filters in a super-frame
Signal processing apparatus and methods
Non-volatile memory cell containing a nano-rail electrode
Amplitude-shift-keying (ASK) envelope detector and demodulation circuits
Managing a spinlock indicative of exclusive access to a system resource
  Randomly Featured Patents
Optical system, image projection apparatus and method thereof
All fiber gain flattening optical filter
Methods, systems, and software program for validation and monitoring of pharmaceutical manufacturing processes
Process for producing rare metal and production system thereof
Club head sets with varying characteristics and related methods
Apparatus for making bag assembly
Universal nucleic acids sample preparation method for cells, spores and their mixture
Device for reducing splashing of liquid in a grinding machine
Semicondcutor device with improved contact
Subdivided flare-holding container