Resources Contact Us Home
Designing integrated circuits to reduce electromigration effects

Image Number 12 for United States Patent #6578178.

A method of designing an integrated circuit calculates the current density in each metal lead. The method can calculates a mean time to failure for at least one metal lead. The method can assume the metal leads are arranged in series only. The method can calculate the reliability of the integrated circuit. The method can arrange the set of metal leads by reliability. The method can divide the set of metal leads into at least two subsets, a subset requiring redesign and a subset meeting the reliability criteria. An embodiment includes an integrated circuit designed by the method taught. An embodiment includes a computer program product according to the method taught. An embodiment includes an integrated circuit including an integrated circuit designed according to the computer program product.

  Recently Added Patents
Power conversion device and method for controlling thereof
Single-chain variable fragment (scFv) able to recognize and bind CD99 human protein
Blow moulding machine with compressed air recycling
Housekeeping cart
Adjustable box extender
Lamination sheet
Molecular hydrogen stores and hydrogen transfer reagents for hydrogenation reactions
  Randomly Featured Patents
Arrangement in an I.C. engine
Method of driving thin film EL panel for aging
Method of forming outer ring of constant velocity joint
Hair treating implement
Random access card storage and retrieval system
Frame for tamper proofing a meter housing
Piezoelectric/electrostrictive film device
Method and apparatus for improved security using access codes
Electronic circuit and electronic device
System and method for detecting a document trailing edge exiting feeder