Resources Contact Us Home
Designing integrated circuits to reduce electromigration effects

Image Number 12 for United States Patent #6578178.

A method of designing an integrated circuit calculates the current density in each metal lead. The method can calculates a mean time to failure for at least one metal lead. The method can assume the metal leads are arranged in series only. The method can calculate the reliability of the integrated circuit. The method can arrange the set of metal leads by reliability. The method can divide the set of metal leads into at least two subsets, a subset requiring redesign and a subset meeting the reliability criteria. An embodiment includes an integrated circuit designed by the method taught. An embodiment includes a computer program product according to the method taught. An embodiment includes an integrated circuit including an integrated circuit designed according to the computer program product.

  Recently Added Patents
Mixture, especially spinning solution
Benzimidazole inhibition of biofilm formation
Image generation based on a plurality of overlapped swathes
Liquid crystal display device
Light-emitting device package and method of manufacturing the same
Method for distributing advertisements to client devices using an obscured ad monitoring function
Unified feedback frame for supporting a plurality of feedback modes and a multiple-input multiple-output (MIMO) communication system using the unified feedback frame
  Randomly Featured Patents
Pipe disconnecting apparatus
Planetary roller reducer
Handheld electronic device including auto completion of punctuation in numerical entry, and associated method
Planar heating device for a mirror and method of producing the same
Cooling arrangement for glass ware forming tools
Method and apparatus for improving vision
Guide for medical devices
Method for seeking target position on multi-layer disc
Methods for inhibiting bone resorption
Efficient power cam for a compound bow