Resources Contact Us Home
Designing integrated circuits to reduce electromigration effects

Image Number 12 for United States Patent #6578178.

A method of designing an integrated circuit calculates the current density in each metal lead. The method can calculates a mean time to failure for at least one metal lead. The method can assume the metal leads are arranged in series only. The method can calculate the reliability of the integrated circuit. The method can arrange the set of metal leads by reliability. The method can divide the set of metal leads into at least two subsets, a subset requiring redesign and a subset meeting the reliability criteria. An embodiment includes an integrated circuit designed by the method taught. An embodiment includes a computer program product according to the method taught. An embodiment includes an integrated circuit including an integrated circuit designed according to the computer program product.

  Recently Added Patents
System and methods for obstacle mapping and navigation
Drug delivery system
Integrated bug tracking and testing
Determination of copy number variations using binomial probability calculations
Method of generating integrated circuit model
Electronic time stamping apparatus for use with an inground transmitter
Implantable medical devices including elongated conductor bodies that facilitate device and lead configuration variants
  Randomly Featured Patents
Current perpendicular to the planes (CPP) sensor with free layer stabilized by current field
Catalysts for polymerization of isoprene and preparations and uses thereof
Hydraulic actuated pump system
Wall rack for hanging sheets or the like
Disposable pants
Multiple channel interference cancellation
Process for producing textured coatings
Retroreflective structure
Semiconductor storage device