Resources Contact Us Home
Designing integrated circuits to reduce electromigration effects

Image Number 12 for United States Patent #6578178.

A method of designing an integrated circuit calculates the current density in each metal lead. The method can calculates a mean time to failure for at least one metal lead. The method can assume the metal leads are arranged in series only. The method can calculate the reliability of the integrated circuit. The method can arrange the set of metal leads by reliability. The method can divide the set of metal leads into at least two subsets, a subset requiring redesign and a subset meeting the reliability criteria. An embodiment includes an integrated circuit designed by the method taught. An embodiment includes a computer program product according to the method taught. An embodiment includes an integrated circuit including an integrated circuit designed according to the computer program product.

  Recently Added Patents
System and method for dynamic quality-of-service-based billing in a peer-to-peer network
Strategic planning management
Plants and seeds of corn variety CV778791
Electrifying roller
Method and system for delivering and executing virtual container on logical partition of target computing device
Cellulose acylate laminate film, method for producing cellulose acylate laminate film, polarizer and liquid crystal display device
Apparatus for restoring setting information of a board management controller from a backup memory before loading an OS when a system board is replaced
  Randomly Featured Patents
Printer management method and management system
Data communication method and apparatus using multiple physical data links
Rotary high-pressure, low-capacity pump
Adaptive rail system for AK-style weapon
Methods and apparatuses for using mobile GPS receivers to synchronize basestations in cellular networks
Disposable lighter with integrated clip
Reinforced foam drapery hardware
High gain multi-mode optical amplifier
Polysulfone porous hollow fiber