Resources Contact Us Home
Designing integrated circuits to reduce electromigration effects

Image Number 12 for United States Patent #6578178.

A method of designing an integrated circuit calculates the current density in each metal lead. The method can calculates a mean time to failure for at least one metal lead. The method can assume the metal leads are arranged in series only. The method can calculate the reliability of the integrated circuit. The method can arrange the set of metal leads by reliability. The method can divide the set of metal leads into at least two subsets, a subset requiring redesign and a subset meeting the reliability criteria. An embodiment includes an integrated circuit designed by the method taught. An embodiment includes a computer program product according to the method taught. An embodiment includes an integrated circuit including an integrated circuit designed according to the computer program product.

  Recently Added Patents
Power-saving receiver
Telephone line seizure module
Cooking brush
LED lighting module
Disk array apparatus and firmware update method therefor
Connector with shielding device and method for manufacturing connector
Pear-shaped convertible reading glasses
  Randomly Featured Patents
Frame displaying two images and one impression
CD storage with automatic opening device
Wall-mounted irrigation cabinet for douching and enemas
Process for improving the efficiency of high performance routing
Steering arrangement for motor vehicles
Drive mechanism for barrier operator
Gaming system and method having progressive awards with meter increase events
Methods and kits for the amplification of thin film based assays
Tissue stabilizer having an articulating lift element
Ink jet nozzle assembly including a fluidic seal