Resources Contact Us Home
Designing integrated circuits to reduce electromigration effects

Image Number 12 for United States Patent #6578178.

A method of designing an integrated circuit calculates the current density in each metal lead. The method can calculates a mean time to failure for at least one metal lead. The method can assume the metal leads are arranged in series only. The method can calculate the reliability of the integrated circuit. The method can arrange the set of metal leads by reliability. The method can divide the set of metal leads into at least two subsets, a subset requiring redesign and a subset meeting the reliability criteria. An embodiment includes an integrated circuit designed by the method taught. An embodiment includes a computer program product according to the method taught. An embodiment includes an integrated circuit including an integrated circuit designed according to the computer program product.

  Recently Added Patents
Epilation apparatus
Image-capturing device and projection automatic calibration method of projection device
Method and apparatus for filter-less class D audio amplifier EMI reduction
Method for mapping resource units
Hybrid asynchronous transmission process
Method of fabricating display device
Navigation apparatus, search result display method, and graphical user interface
  Randomly Featured Patents
Polymer-modified polyols
Photoelectronic switch
Container crate that can be stacked or nested
Structure of a laser beam scanner for a photosensitive printing device
Method for producing acetylene
Method of making a composite bond cascade for a thrust reverser unit of an aircraft engine nacelle
Device for detecting position and load of a moving object
Gyratory crusher with arrangement for restricting rotation
Hemerocallis plant named `Going Bananas`
Pyrazolo (3,4-d) pyrimidines and methods of making