Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Designing integrated circuits to reduce electromigration effects










Image Number 12 for United States Patent #6578178.

A method of designing an integrated circuit calculates the current density in each metal lead. The method can calculates a mean time to failure for at least one metal lead. The method can assume the metal leads are arranged in series only. The method can calculate the reliability of the integrated circuit. The method can arrange the set of metal leads by reliability. The method can divide the set of metal leads into at least two subsets, a subset requiring redesign and a subset meeting the reliability criteria. An embodiment includes an integrated circuit designed by the method taught. An embodiment includes a computer program product according to the method taught. An embodiment includes an integrated circuit including an integrated circuit designed according to the computer program product.








 
 
  Recently Added Patents
Fast dormancy requests in communication systems
Pseudo-random authentification code altering scheme for a transponder and a base station
Method of transmit power control and device thereof
Axial fixing device with an integrated end plug
Specified position identifying method and specified position measuring apparatus
Dining tray and method
Wide format printer with printheads supplied by multiple ink conduits connected by a bypass line
  Randomly Featured Patents
Optical multi-level recording medium and optical multi-level recording method
Heat shield for a catalytic emission control device
Regulation of gene expression by protein methylation
Eccentric screw pump with liquid bypass controlled by a flexible diaphragm
Solar energy absorber
Optical thread breakage monitoring apparatus for tufting machines
Battery pack
Organic film-coated zinc plated steel sheet
Supporting base for an electric fan
Support structure for supporting foamable material on hollow structural member