Resources Contact Us Home
Designing integrated circuits to reduce electromigration effects

Image Number 12 for United States Patent #6578178.

A method of designing an integrated circuit calculates the current density in each metal lead. The method can calculates a mean time to failure for at least one metal lead. The method can assume the metal leads are arranged in series only. The method can calculate the reliability of the integrated circuit. The method can arrange the set of metal leads by reliability. The method can divide the set of metal leads into at least two subsets, a subset requiring redesign and a subset meeting the reliability criteria. An embodiment includes an integrated circuit designed by the method taught. An embodiment includes a computer program product according to the method taught. An embodiment includes an integrated circuit including an integrated circuit designed according to the computer program product.

  Recently Added Patents
Polymeric structures comprising a siloxane
Parasitic element compensation circuit and method for compensating for the parasitic element
Motor and disk drive apparatus
Manufactured product configuration
Dynamic data caches, decoders and decoding methods
Adhesive structure of optical device, adhesion method, and optical pickup device
Power generating apparatus of renewable energy type and method of attaching and detaching blade
  Randomly Featured Patents
Method for comparing features extracted from images of fingerprints
Optical network termination unit of a hybrid fiber/coax access network
Pin holder structure of input/output plug
Pad for use in scanning data stored on a flat surface
Hydrocracking with catalytically active amorphous silica and zeolites
Polishing pad having a pressure relief channel
Assessing and managing operational risk in organizational operations
Method for reducing the risk of perforation or gas leakage in electrochemical and gas generating devices
Rotor blade for a rotary machine
Communication channel calibration using feedback