Resources Contact Us Home
Designing integrated circuits to reduce electromigration effects

Image Number 12 for United States Patent #6578178.

A method of designing an integrated circuit calculates the current density in each metal lead. The method can calculates a mean time to failure for at least one metal lead. The method can assume the metal leads are arranged in series only. The method can calculate the reliability of the integrated circuit. The method can arrange the set of metal leads by reliability. The method can divide the set of metal leads into at least two subsets, a subset requiring redesign and a subset meeting the reliability criteria. An embodiment includes an integrated circuit designed by the method taught. An embodiment includes a computer program product according to the method taught. An embodiment includes an integrated circuit including an integrated circuit designed according to the computer program product.

  Recently Added Patents
Image stabilization
Multiple CQI feedback for cellular networks
Resin composition and display device using the same
Compounds for nonsense suppression and methods for their use
Controller for internal combustion engine
Managing multiple web services on a single device
Categorizing bit errors of solid-state, non-volatile memory
  Randomly Featured Patents
Fishing reel free spool activator
Computerized system and method for managing personnel data in a healthcare environment
Alarm system with digital verification control
Non-contacting RF-ID card for wide voltage range input
Adaptive filtering of matched-filter data
Dat storage back-up and modem apparatus
System and method for detecting closed captioning and creating a closed captioning electronic programming guide
Targeting advertising in a home retail banking delivery service
Room divider connector or similar device
Plant promoters