Resources Contact Us Home
Designing integrated circuits to reduce electromigration effects

Image Number 12 for United States Patent #6578178.

A method of designing an integrated circuit calculates the current density in each metal lead. The method can calculates a mean time to failure for at least one metal lead. The method can assume the metal leads are arranged in series only. The method can calculate the reliability of the integrated circuit. The method can arrange the set of metal leads by reliability. The method can divide the set of metal leads into at least two subsets, a subset requiring redesign and a subset meeting the reliability criteria. An embodiment includes an integrated circuit designed by the method taught. An embodiment includes a computer program product according to the method taught. An embodiment includes an integrated circuit including an integrated circuit designed according to the computer program product.

  Recently Added Patents
Reducing power consumption on multi-transmitter devices
Secondary battery pack
Photoelectric conversion device
Vehicle, toy replica and/or other replicas
System and method for completion optimization
Sense amplifier scheme for low voltage SRAM and register files
Brushless electric motor provided with rotor having intermediate magnetic pole
  Randomly Featured Patents
Lattice panel and a lattice panel constructing method
Optical reading method and optical reading system
Methods and apparatus for supporting proxy mobile IP registration in a wireless local area network
Memory controller for memory card manages file allocation table
Copolymers of sulfonic acid monomers
Universal authentication device for use over telephone lines
Mode switching heart stimulation apparatus and method
DLP edge blending artefact reduction
Guiding spirally wound zippered film to a constant infeed point
Communication system with repeatedly allocated channel ID numbers