Resources Contact Us Home
Designing integrated circuits to reduce electromigration effects

Image Number 12 for United States Patent #6578178.

A method of designing an integrated circuit calculates the current density in each metal lead. The method can calculates a mean time to failure for at least one metal lead. The method can assume the metal leads are arranged in series only. The method can calculate the reliability of the integrated circuit. The method can arrange the set of metal leads by reliability. The method can divide the set of metal leads into at least two subsets, a subset requiring redesign and a subset meeting the reliability criteria. An embodiment includes an integrated circuit designed by the method taught. An embodiment includes a computer program product according to the method taught. An embodiment includes an integrated circuit including an integrated circuit designed according to the computer program product.

  Recently Added Patents
Multiple angle bend for high-voltage lines
Topical antibiotic composition for the prevention of Lyme disease
Light-emitting diode devices
Magnetic reading and writing device
Display screen of a mobile terminal or portion thereof with a graphical user interface
MOS transistor having combined-source structure with low power consumption and method for fabricating the same
System and apparatus for control of published content
  Randomly Featured Patents
Cup holder
Toner for development of electrostatic image and method of fixing employing the same
Needle hub
Apparatus and method for generating THz wave by heterodyning optical and electrical waves
Water soluble resin composition and method for pattern formation using the same
Process for the removal an disposal of airborne contaminants from paint booths and the like
Propelling pencil with cushion sleeve
Boot bolo
Process and machine for covering a tubular member, more particularly for covering a box
Data input control device for serial controller