Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Designing integrated circuits to reduce electromigration effects










Image Number 12 for United States Patent #6578178.

A method of designing an integrated circuit calculates the current density in each metal lead. The method can calculates a mean time to failure for at least one metal lead. The method can assume the metal leads are arranged in series only. The method can calculate the reliability of the integrated circuit. The method can arrange the set of metal leads by reliability. The method can divide the set of metal leads into at least two subsets, a subset requiring redesign and a subset meeting the reliability criteria. An embodiment includes an integrated circuit designed by the method taught. An embodiment includes a computer program product according to the method taught. An embodiment includes an integrated circuit including an integrated circuit designed according to the computer program product.








 
 
  Recently Added Patents
Fining of boroalumino silicate glasses
Integer pixel motion estimation system, motion estimation system for quarter-pixel luminance, motion estimation system for quarter-pixel chrominance, motion estimation system for combined lumi
Composite crystal colloidal array with photochromic member
System and method of conducting games of chance with enhanced payouts based on cash in amount
Medical imaging viewer
Origami gift box
Associative search engine
  Randomly Featured Patents
Dianthus plant named `Devon Elise`
System and method for recognizing connector gestures
Lens housing for sterile cover of an operating microscope
Shock absorber
Tool for machining workpiece surfaces
Gas filter device
Amide compounds and methods of using the same
Communication link identifier
Fishing lure having hook clip
Customer interface for driver