Resources Contact Us Home
Designing integrated circuits to reduce electromigration effects

Image Number 12 for United States Patent #6578178.

A method of designing an integrated circuit calculates the current density in each metal lead. The method can calculates a mean time to failure for at least one metal lead. The method can assume the metal leads are arranged in series only. The method can calculate the reliability of the integrated circuit. The method can arrange the set of metal leads by reliability. The method can divide the set of metal leads into at least two subsets, a subset requiring redesign and a subset meeting the reliability criteria. An embodiment includes an integrated circuit designed by the method taught. An embodiment includes a computer program product according to the method taught. An embodiment includes an integrated circuit including an integrated circuit designed according to the computer program product.

  Recently Added Patents
Dual source mass spectrometry system
Anti-proliferative and anti-inflammatory agent combination for treatment of vascular disorders with an implantable medical device
Avalanche photodiodes having accurate and reproductible amplification layer
System and method for burst separation and extended interleaving length
Production of battery grade materials via an oxalate method
Motilin-like peptide compound having transmucosal absorbability imparted thereto
Cooling structure and cooling method for control rod drive mechanism and nuclear reactor
  Randomly Featured Patents
Chalk line marking apparatus
Gas amplifier
Blood pressure measuring apparatus and method of controlling the same
Linear block interleaver system and method
Architecture and method for fine granularity scalable video coding
Discardable formwork for columns
Keeper for machine tools and the like
Organic acid scrubber and methods
Soybean variety XB37K12
Context based main screen for mobile device