Resources Contact Us Home
Designing integrated circuits to reduce electromigration effects

Image Number 12 for United States Patent #6578178.

A method of designing an integrated circuit calculates the current density in each metal lead. The method can calculates a mean time to failure for at least one metal lead. The method can assume the metal leads are arranged in series only. The method can calculate the reliability of the integrated circuit. The method can arrange the set of metal leads by reliability. The method can divide the set of metal leads into at least two subsets, a subset requiring redesign and a subset meeting the reliability criteria. An embodiment includes an integrated circuit designed by the method taught. An embodiment includes a computer program product according to the method taught. An embodiment includes an integrated circuit including an integrated circuit designed according to the computer program product.

  Recently Added Patents
Method and apparatus to maintain welding current to compensate for deterioration of welding contact tip
Method, apparatus, computer program, and computer readable storage media for controlling the insertion of tab sheets into a print job
Vibration disturbance estimation and control
Peer-to-peer method of deploying and managing executable code and associated plug-ins
Information processing apparatus and power supply controlling method
Changing a system clock rate synchronously
  Randomly Featured Patents
System and method for coding information on a biosensor test strip
Arrangement for feeding soldering material
Planetary gear
Cooling system of power semiconductor module
Computerized method, system and program product for generating a data mining model
Direct match data flow machine apparatus and process for data driven computing
Removable electron multileaf collimator
Toner cartridge for a copying machine
Articulated wrench apparatus
Safety bag, in particular for hygienic purposes