Resources Contact Us Home
Designing integrated circuits to reduce electromigration effects

Image Number 12 for United States Patent #6578178.

A method of designing an integrated circuit calculates the current density in each metal lead. The method can calculates a mean time to failure for at least one metal lead. The method can assume the metal leads are arranged in series only. The method can calculate the reliability of the integrated circuit. The method can arrange the set of metal leads by reliability. The method can divide the set of metal leads into at least two subsets, a subset requiring redesign and a subset meeting the reliability criteria. An embodiment includes an integrated circuit designed by the method taught. An embodiment includes a computer program product according to the method taught. An embodiment includes an integrated circuit including an integrated circuit designed according to the computer program product.

  Recently Added Patents
Solid-state imaging device, method for manufacturing solid-state imaging device, and electronic apparatus
Launch cable case
Taste receptors of the T1R family from domestic cat
Package for product
Filler containing composition and process for production and use thereof
Switching power supply apparatus with overcurrent limiting and prolonged holding time
Debris tray
  Randomly Featured Patents
Electroplating assembly for metal plated optical fibers
Tuning bandwidth minimization for low voltage dual band receiver
System and method for enforcing politeness while scheduling downloads in a web crawler
Armored vehicle with top-mounted barreled weapon
2,3-Dihydro-6,7-disubstituted-5-acyl benzofuran-2-carboxylic acids
Hydraulic brake booster
Apparatus for treating liquids with high-intensity pressure waves
Replaceable belt cartridge for an envelope feed apparatus
Activation arm configuration for a power tool
Apparatus and method for data bus power control