Resources Contact Us Home
Designing integrated circuits to reduce electromigration effects

Image Number 12 for United States Patent #6578178.

A method of designing an integrated circuit calculates the current density in each metal lead. The method can calculates a mean time to failure for at least one metal lead. The method can assume the metal leads are arranged in series only. The method can calculate the reliability of the integrated circuit. The method can arrange the set of metal leads by reliability. The method can divide the set of metal leads into at least two subsets, a subset requiring redesign and a subset meeting the reliability criteria. An embodiment includes an integrated circuit designed by the method taught. An embodiment includes a computer program product according to the method taught. An embodiment includes an integrated circuit including an integrated circuit designed according to the computer program product.

  Recently Added Patents
Method, device and computer readable medium for determining whether transmission signals are present in received signals
Method for the treatment, alleviation of symptoms of, relieving, improving and preventing a cognitive disease, disorder or condition
Polymer composites having highly dispersed carbon nanotubes
Photovoltaic system with integrated photovoltaic panel and battery
System and method for passing PLC signals from a first electrical line to a second electrical line
LED lamp including heat dissipator
Organic compounds
  Randomly Featured Patents
Electromagnetic shielding carrying case for contactless smartcards and personal articles
Relative delta computations for determining the meaning of language inputs
Manufacture of thermoplastic polyester molding compositions of high viscosity
Aircraft undercarriage with motorization and transmission
Capstock polymer composition
Rotary electric machine
Leukotriene antagonists
Lead feldspar glass-ceramic bodies
Electrical card connector having clips to increase retaining force for cards