Resources Contact Us Home
Designing integrated circuits to reduce electromigration effects

Image Number 12 for United States Patent #6578178.

A method of designing an integrated circuit calculates the current density in each metal lead. The method can calculates a mean time to failure for at least one metal lead. The method can assume the metal leads are arranged in series only. The method can calculate the reliability of the integrated circuit. The method can arrange the set of metal leads by reliability. The method can divide the set of metal leads into at least two subsets, a subset requiring redesign and a subset meeting the reliability criteria. An embodiment includes an integrated circuit designed by the method taught. An embodiment includes a computer program product according to the method taught. An embodiment includes an integrated circuit including an integrated circuit designed according to the computer program product.

  Recently Added Patents
MiR 204, miR 211, their anti-miRs, and therapeutic uses of same
Voltage regulators with improved wake-up response
Lid for a container
Organic light-emitting display and method of manufacturing the same
Film, polarizing plate and display device, and method of manufacturing film
Monitoring of undesirable fluid ingress into subsea control modules
Enzymatic demethylation of flavonoids
  Randomly Featured Patents
System and method for evaluating defined contribution plans
Method and apparatus for detecting demagnetizing time of magnetic device
Bicycle attached beverage container carrier
Audio cable
Karate scoring apparatus
Signal driving circuits
Pet litter box employing ultraviolet irradiation
Crane and controller thereof
Non-isolated A.C./D.C. converter
Control device for vehicle hydraulic control circuit