Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Designing integrated circuits to reduce electromigration effects










Image Number 12 for United States Patent #6578178.

A method of designing an integrated circuit calculates the current density in each metal lead. The method can calculates a mean time to failure for at least one metal lead. The method can assume the metal leads are arranged in series only. The method can calculate the reliability of the integrated circuit. The method can arrange the set of metal leads by reliability. The method can divide the set of metal leads into at least two subsets, a subset requiring redesign and a subset meeting the reliability criteria. An embodiment includes an integrated circuit designed by the method taught. An embodiment includes a computer program product according to the method taught. An embodiment includes an integrated circuit including an integrated circuit designed according to the computer program product.








 
 
  Recently Added Patents
Analog-to-digital converter control using signal objects
Printing apparatus having extendable functionality and method thereof
Defect detection system and method
Heat transfer label for decorating a metal container
Cylindrical LED fixture
Cucumber plants with a compact growing habit
Methods and systems for aggregating and graphically representing information associated with a telecommunications circuit
  Randomly Featured Patents
Image forming apparatus and apparatus for personal identity authentication
Sink
Battery operated air conditioner
Biopsy support with sectionable resilient cellular material
Connector port for network interface device
Methods and apparatus for increasing and extending oil production from underground formations nearly depleted of natural gas drive
Electric power converter
Shunt circuit for an insulation type current transformer to adapt to a wide-band of frequency
Food holder having a shaft element with a removable food pusher for a device for mincing food
Decoding device or encoding device having intermediate buffer interposed between an arithmetic code decoder or encoder and a reverse binarization device or binarization device