Resources Contact Us Home
Designing integrated circuits to reduce electromigration effects

Image Number 12 for United States Patent #6578178.

A method of designing an integrated circuit calculates the current density in each metal lead. The method can calculates a mean time to failure for at least one metal lead. The method can assume the metal leads are arranged in series only. The method can calculate the reliability of the integrated circuit. The method can arrange the set of metal leads by reliability. The method can divide the set of metal leads into at least two subsets, a subset requiring redesign and a subset meeting the reliability criteria. An embodiment includes an integrated circuit designed by the method taught. An embodiment includes a computer program product according to the method taught. An embodiment includes an integrated circuit including an integrated circuit designed according to the computer program product.

  Recently Added Patents
Portion of a display panel with an unhappy facial expression icon
Gas flow indicator
Video processing system and device with encoding and decoding modes and method for use therewith
Antibodies to CCR2
Look up table (LUT) structure supporting exclusive OR (XOR) circuitry configured to allow for generation of a result using quaternary adders
Paper product with surface pattern
Method for forming contact in an integrated circuit
  Randomly Featured Patents
Plastic package for card having a built-in storage medium
Antenna device and mobile communication unit
Data transfer system for display
Laser initiated non-linear fuel droplet ignition
Snap closure
Universal projection television cabinet
Process and apparatus for stacking sheets, such as plates, leaves and foils
Method and apparatus for estimating a property of a fluid downhole
Optical coupling
Sled structure