Resources Contact Us Home
Designing integrated circuits to reduce electromigration effects

Image Number 12 for United States Patent #6578178.

A method of designing an integrated circuit calculates the current density in each metal lead. The method can calculates a mean time to failure for at least one metal lead. The method can assume the metal leads are arranged in series only. The method can calculate the reliability of the integrated circuit. The method can arrange the set of metal leads by reliability. The method can divide the set of metal leads into at least two subsets, a subset requiring redesign and a subset meeting the reliability criteria. An embodiment includes an integrated circuit designed by the method taught. An embodiment includes a computer program product according to the method taught. An embodiment includes an integrated circuit including an integrated circuit designed according to the computer program product.

  Recently Added Patents
Wide bandwidth hybrid antenna for combination EAS and RFID label or tag
Piperazinyl methyl phenyl cyclohexane compound
Vehicle display system or projection display for a motor vehicle, and calibration method
System and method for supporting fibre channel over ethernet communication
Sensor interface engineering
Battery module
Disk-based storage device having read channel memory that is selectively accessible to disk controller
  Randomly Featured Patents
Radio communication system for reducing interferences with respect to other communication system using close frequency band
Method and system for calibrating a positron emission tomography system
Wireline terminal accessing mobile telephone services
Protective overlay for toilet seats
Fish landing net
Image sliced high definition scalable array encoding system and method
Conditioning shampoo compositions
Non-irritating composition for treating acne and other skin conditions
Electrical connector
Convertible in-revenue and out-of-revenue gaming system and method with a real-time player dashboard display