Resources Contact Us Home
Designing integrated circuits to reduce electromigration effects

Image Number 12 for United States Patent #6578178.

A method of designing an integrated circuit calculates the current density in each metal lead. The method can calculates a mean time to failure for at least one metal lead. The method can assume the metal leads are arranged in series only. The method can calculate the reliability of the integrated circuit. The method can arrange the set of metal leads by reliability. The method can divide the set of metal leads into at least two subsets, a subset requiring redesign and a subset meeting the reliability criteria. An embodiment includes an integrated circuit designed by the method taught. An embodiment includes a computer program product according to the method taught. An embodiment includes an integrated circuit including an integrated circuit designed according to the computer program product.

  Recently Added Patents
Managing a spinlock indicative of exclusive access to a system resource
Method and apparatus for token-based context caching
Sonic fast-sync system and method for bluetooth
Device and method for processing input data of protective relay
Method and system for placing an emergency call
Inducement of organogenetic tolerance for pancreatic xenotransplant
Scalable header extension
  Randomly Featured Patents
Process for building borderless bitline, wordline and DRAM structure and resulting structure
Load board socket adapter and interface method
Floating rope marker assembly for culling fish
Program for selecting an optimum access point in a wireless network
Dynamic IDZ precession in a multi-pass direct marking system
Sun tan dosimeter
Electrodepositable coating composition
Method of inserting electronic components to a printed circuit board and an apparatus therefor
Fixture mounting assembly
Apparatus and method for generating scrambling codes in a radio communication system