Resources Contact Us Home
Designing integrated circuits to reduce electromigration effects

Image Number 12 for United States Patent #6578178.

A method of designing an integrated circuit calculates the current density in each metal lead. The method can calculates a mean time to failure for at least one metal lead. The method can assume the metal leads are arranged in series only. The method can calculate the reliability of the integrated circuit. The method can arrange the set of metal leads by reliability. The method can divide the set of metal leads into at least two subsets, a subset requiring redesign and a subset meeting the reliability criteria. An embodiment includes an integrated circuit designed by the method taught. An embodiment includes a computer program product according to the method taught. An embodiment includes an integrated circuit including an integrated circuit designed according to the computer program product.

  Recently Added Patents
Method for the hydrolysis of substituted formylamines into substituted amines
Dynamic bar oriented user interface
Heterocyclic compounds as CCR2B antagonists
Method and system for determining an optimal missile intercept approach direction for correct remote sensor-to-seeker handover
Haworthia plant named `AMSTERDAM`
Virtual image display device and manufacturing method of virtual image display device
  Randomly Featured Patents
Method of manufacturing a dual wafer tunneling gyroscope
Specialized processing block for programmable logic device
Mobile aerial tower
Input sound processor
Solid state drive with adjustable drive life and capacity
Writing instrument cap
Economizer preferred cooling control
Integrated emboss module
Circuit with a time to digital converter and phase measuring method
Tunable laser for dynamic measurement