Resources Contact Us Home
Restricting the damaging effects of software faults on test and configuration circuitry

Image Number 6 for United States Patent #6578166.

A system that restricts the damaging effects of software faults that interact with test and configuration circuitry. This test and configuration circuitry includes a scan chain in the form of a serial linkage between memory elements within a circuit, thereby allowing a test input to be serially shifted into the memory elements. The system operates by receiving a test disable signal at the circuit. In response to the test disable signal, the system moves the circuit into a test disable mode, which limits any damaging effects to the circuit caused by shifting the test input into the memory elements in the scan chain. Next, the system shifts the test input into the memory elements in the scan chain. T he system also determines whether the test input will cause damage to the circuit after the test input is completely shifted into the scan chain. If so, the system holds the circuit in the test disable mode so that the test input cannot damage the circuit. If not, the system moves the circuit out of test disable mode, and runs the circuit for at least one clock cycle in order to test the circuit.

  Recently Added Patents
Reovirus for the treatment of cellular proliferative disorders
Contact lens material
Digital broadcasting transmission and reception system, and a signal processing method using turbo processing and turbo decoding
Method for producing cathode active material for a lithium secondary battery
Microbial fuel cell and method of use
Method and system for processing dictated information
Nitride semiconductor laser device
  Randomly Featured Patents
Visual feed control assembly for carriage-fed sawmill saws
Test interface for random access memory (RAM) built-in self-test (BIST)
Compounds with a sulfamate group
Thermal cutoff construction compositions
Hardware switch level simulator for MOS circuits
Oxygen sensor
Adaptive anti-windup method and apparatus for disc drive servo control
Method of manufacturing semiconductor device
Performance in a data storage device using head-to-head offsets in access command scheduling
Image forming apparatus which supervises the number of times an image is formed under each user identifier