Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Restricting the damaging effects of software faults on test and configuration circuitry










Image Number 6 for United States Patent #6578166.

A system that restricts the damaging effects of software faults that interact with test and configuration circuitry. This test and configuration circuitry includes a scan chain in the form of a serial linkage between memory elements within a circuit, thereby allowing a test input to be serially shifted into the memory elements. The system operates by receiving a test disable signal at the circuit. In response to the test disable signal, the system moves the circuit into a test disable mode, which limits any damaging effects to the circuit caused by shifting the test input into the memory elements in the scan chain. Next, the system shifts the test input into the memory elements in the scan chain. T he system also determines whether the test input will cause damage to the circuit after the test input is completely shifted into the scan chain. If so, the system holds the circuit in the test disable mode so that the test input cannot damage the circuit. If not, the system moves the circuit out of test disable mode, and runs the circuit for at least one clock cycle in order to test the circuit.








 
 
  Recently Added Patents
Infusion apparatuses and methods of use
Cylindrical bonded magnet, method for producing a cylindrical bonded magnet, and rod-shaped magnet device
Transparent implicit beamforming in a communication system
Implantable medical device coatings with biodegradable elastomer and releasable taxane agent
Method for electronically controlling a bicycle gearshift and electronically servo-assisted bicycle gearshift
Bis-aryl sulfonamides
Modular furniture system
  Randomly Featured Patents
Human tumor necrosis factor
Direct methanol type fuel cell and method of preventing elution of its fuel pole, quality control method and operation method
Dart board
Arrangement for varying the display time for messages displayable on a telephone terminal
Power savings technique in solid state integrated circuits
Collector dot and circuit
Method and apparatus for defining optical broadband services on an optical communication network
Gas generator for air bag
Production of polymaleic acid
Monocoque structure for an aquatic sportscraft