Resources Contact Us Home
Restricting the damaging effects of software faults on test and configuration circuitry

Image Number 6 for United States Patent #6578166.

A system that restricts the damaging effects of software faults that interact with test and configuration circuitry. This test and configuration circuitry includes a scan chain in the form of a serial linkage between memory elements within a circuit, thereby allowing a test input to be serially shifted into the memory elements. The system operates by receiving a test disable signal at the circuit. In response to the test disable signal, the system moves the circuit into a test disable mode, which limits any damaging effects to the circuit caused by shifting the test input into the memory elements in the scan chain. Next, the system shifts the test input into the memory elements in the scan chain. T he system also determines whether the test input will cause damage to the circuit after the test input is completely shifted into the scan chain. If so, the system holds the circuit in the test disable mode so that the test input cannot damage the circuit. If not, the system moves the circuit out of test disable mode, and runs the circuit for at least one clock cycle in order to test the circuit.

  Recently Added Patents
Flexure with insulating layer isolating a portion of a metal substrate
Polyureas made from aminocrotonates and enaminones
System and method for providing private demand-driven pricing
Spin transition material
Generator with a segmented stator
Pyrazole kinase modulators and methods of use
Sending targeted product offerings based on personal information
  Randomly Featured Patents
Method of driving a recording apparatus
Copolyesters having repeat units derived from succinic acid
Process for improving sucralose purity and yield
Digital Filters and corresponding filtering methods
Method and device for continuously coating at least a metal strip with a crosslinkable polymer fluid film
Fly and insect trap
System and method for remotely detecting electric arc events in a power system
System and method for network setup of wireless device at point of sale
Method and medium for recording digital data
EEPROM circuit voltage reference circuit and method for providing a low temperature-coefficient voltage reference