Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Restricting the damaging effects of software faults on test and configuration circuitry










Image Number 4 for United States Patent #6578166.

A system that restricts the damaging effects of software faults that interact with test and configuration circuitry. This test and configuration circuitry includes a scan chain in the form of a serial linkage between memory elements within a circuit, thereby allowing a test input to be serially shifted into the memory elements. The system operates by receiving a test disable signal at the circuit. In response to the test disable signal, the system moves the circuit into a test disable mode, which limits any damaging effects to the circuit caused by shifting the test input into the memory elements in the scan chain. Next, the system shifts the test input into the memory elements in the scan chain. T he system also determines whether the test input will cause damage to the circuit after the test input is completely shifted into the scan chain. If so, the system holds the circuit in the test disable mode so that the test input cannot damage the circuit. If not, the system moves the circuit out of test disable mode, and runs the circuit for at least one clock cycle in order to test the circuit.








 
 
  Recently Added Patents
Flexible pouch
Medical diagnosis, therapy, and prognosis system for invoked events and methods thereof
Data processing method
Signal phase-based location of network nodes
Polycarbonate resin composition and formed product thereof
Method for producing organo-oligo silsesquioxanes
Sabatier process and apparatus for controlling exothermic reaction
  Randomly Featured Patents
Electrically operated refrigerant valve
Passive arm retention curtain
Method to avoid continuous application failovers in a cluster
Process for the preparation of alkylthioalkanoate salts
Firewall for gateway network elements between IP based networks
Circuit and method for protecting 1-hot and 2-hot vector tags in high performance microprocessors
Method for preparing and using an anodized aluminum photo-lithographic printing plate
DC power supply with output voltage detection and control
Platform-based optimization routines provided by firmware of a computer system
Method of and means for positioning sliders on zippers for reclosable bags