Resources Contact Us Home
Restricting the damaging effects of software faults on test and configuration circuitry

Image Number 4 for United States Patent #6578166.

A system that restricts the damaging effects of software faults that interact with test and configuration circuitry. This test and configuration circuitry includes a scan chain in the form of a serial linkage between memory elements within a circuit, thereby allowing a test input to be serially shifted into the memory elements. The system operates by receiving a test disable signal at the circuit. In response to the test disable signal, the system moves the circuit into a test disable mode, which limits any damaging effects to the circuit caused by shifting the test input into the memory elements in the scan chain. Next, the system shifts the test input into the memory elements in the scan chain. T he system also determines whether the test input will cause damage to the circuit after the test input is completely shifted into the scan chain. If so, the system holds the circuit in the test disable mode so that the test input cannot damage the circuit. If not, the system moves the circuit out of test disable mode, and runs the circuit for at least one clock cycle in order to test the circuit.

  Recently Added Patents
Antenna arrangement and antenna housing
SONOS stack with split nitride memory layer
Fuser member
High surface area composition for use in the catalytic hydroconversion of a heavy hydrocarbon feedstock, a method making such composition and its use
Method and system for simulating superimposition of a non-linearly stretchable object upon a base object using representative images
Method for transmitting an electronic short message to multiple receivers
System and method for deposition in high aspect ratio magnetic writer heads
  Randomly Featured Patents
Heat exchanger tubing with connecting member and fins and methods of heat exchange
Compound semiconductor surface stabilizing method, semiconductor laser device fabricating method using the stabilizing method, and semiconductor device
Method to build self-aligned NPN in advanced BiCMOS technology
Simulating analog display slew rate intensity variations in a digital graphics display
Read circuits for analog memory cells
Apparatus for and process of direct casting of metal strip
Static/purity device for in-line gun
Method for playing casino board game
Device for centering clamping of workpieces, in particular optical lenses, for edge machining thereof
Permanent flexible oil filler funnel