Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Restricting the damaging effects of software faults on test and configuration circuitry










Image Number 4 for United States Patent #6578166.

A system that restricts the damaging effects of software faults that interact with test and configuration circuitry. This test and configuration circuitry includes a scan chain in the form of a serial linkage between memory elements within a circuit, thereby allowing a test input to be serially shifted into the memory elements. The system operates by receiving a test disable signal at the circuit. In response to the test disable signal, the system moves the circuit into a test disable mode, which limits any damaging effects to the circuit caused by shifting the test input into the memory elements in the scan chain. Next, the system shifts the test input into the memory elements in the scan chain. T he system also determines whether the test input will cause damage to the circuit after the test input is completely shifted into the scan chain. If so, the system holds the circuit in the test disable mode so that the test input cannot damage the circuit. If not, the system moves the circuit out of test disable mode, and runs the circuit for at least one clock cycle in order to test the circuit.








 
 
  Recently Added Patents
Faucet
System and method for leveraging independent innovation in entertainment content and graphics hardware
Active constant power supply apparatus
Multi-carrier operation for wireless systems
Acoustic reconfiguration devices and methods
Advanced CAPTCHA using images in sequence
System and method for a driver circuit with a referenced control signal
  Randomly Featured Patents
Method and reagent kit for determining activity of 5-nucleotidase
Systems and methods for agent delivery
Endurance testing apparatus
System and method for business object sync-point and rollback framework
Polymer article and its use for controlled introduction of reagent into a fluid
Apparatus accessed at a physical I/O address for address and data translation and for context switching of I/O devices in response to commands from application programs
Systems and methods for antenna selection in an ad-hoc wireless network
Apparatus and method to package articles for storage and identification
Computer enclosure incorporating a latch
Method and device for mounting cell