Resources Contact Us Home
Non-volatile ferroelectric capacitor memory circuit having nondestructive read capability

Image Number 3 for United States Patent #6574134.

A non-destructive ferroelectric capacitor-based memory circuit has a plurality of word lines located in parallel to each other. A plurality of bit lines is located across the word lines and a plurality of memory cells is located at intersections between the word lines and the bit lines. Each of the memory cells further has a MOS transistor and two ferroelectric capacitors coupled together in series to have a common node to couple with the transistor, and two plate lines coupled with two non-common nodes of the two series ferroelectric capacitors, respectively.

  Recently Added Patents
Concentrating photovoltaic system module with actuator control
Pre-fetching map data using variable map tile radius
Light-emitting diode devices
Preparation of isomerically pure substituted cyclohexanols
Lettuce sister lines PX06514083, PX06514153, PX06514201 and PX06514204
Nanofibers containing latent reactive groups
Process for producing a plasma protein-containing medicament with reduced concentration of citrate and metals
  Randomly Featured Patents
Connector having press fit mating shrouds
Intraocular lens implant
Propylenic resin and blow molded article made therefrom
Method and apparatus for providing special call handling for valued customers of retailers
Process for granulating azobisamidine salts using an aqueous binder
Wrapping apparatus
Antenna selection control circuitry
Robust, small scale electrical contactor
Automatic air temperature cycler and method of use in polymerose chain reaction
Memory array with electrically programmable memory cells and electricaly unprogrammable, unerasable memory cells, both types of memory cells having floating gate transistors