Resources Contact Us Home
Method to reduce power bus transients in synchronous integrated circuits

Image Number 5 for United States Patent #6559701.

A method of reducing power rail transients on integrated circuits. The power rail transients are reduced by controlling clock skew in a manner which minimizes dI/dT current demands. The method provides that the phase of the clock to latches/flip flops is shifted in order to spread out the number of simultaneous switching elements. By controlling the number of simultaneous switching devices, a significant reduction in time rate of current demanded from the power rails can be achieved, thereby reducing the magnitude of V.sub.SS /V.sub.DD voltage transients due to parasitic inductances and resistances supplying power to the integrated circuit. Theoretically, the entire timing spread of the slack graph for clock skew can be used to control the number of simultaneous switching devices.

  Recently Added Patents
Light-emitting device
Accessory system for vehicle
Proton conducting electrolytes with cross-linked copolymer additives for use in fuel cells
Power generating apparatus of renewable energy type and method of attaching and detaching blade
Image forming apparatus with an improved density adjustment unit
Use of Lactobacillus for liver protection
Systems, methods, and devices for selling transaction instruments via web-based tool
  Randomly Featured Patents
Propulsion controlled aircraft computer
Process for forming a liner and cast propellant charge in a rocket motor casing
Lost motion lift control for a mower deck
Unified connector interface adapter
Remote bolt installation tool
Distally attachable and releasable sheath for a stent delivery system
Support for a heating element in an electric furnace
Intake system
Arid land soil crust restoration
Proxy platform integration system