Resources Contact Us Home
Method to reduce power bus transients in synchronous integrated circuits

Image Number 5 for United States Patent #6559701.

A method of reducing power rail transients on integrated circuits. The power rail transients are reduced by controlling clock skew in a manner which minimizes dI/dT current demands. The method provides that the phase of the clock to latches/flip flops is shifted in order to spread out the number of simultaneous switching elements. By controlling the number of simultaneous switching devices, a significant reduction in time rate of current demanded from the power rails can be achieved, thereby reducing the magnitude of V.sub.SS /V.sub.DD voltage transients due to parasitic inductances and resistances supplying power to the integrated circuit. Theoretically, the entire timing spread of the slack graph for clock skew can be used to control the number of simultaneous switching devices.

  Recently Added Patents
Bicycle carrier
Encryption using alternate authentication key
Systems and methods for identifying malicious domains using internet-wide DNS lookup patterns
Tropoelastin derivatives
Vehicle motion control device
Portable electronic device holder and tether
  Randomly Featured Patents
Silicon carbide diffusion tube for semi-conductor
Putter head
Mobile environment containment unit
Hanging ornament
Foil wound coil for a solenoid valve
Liquid flow control device
Measure tape
Wire saw drive apparatus
Battery having improved positive electrode and method of manufacturing the same
Method for growing crystal