Resources Contact Us Home
Method to reduce power bus transients in synchronous integrated circuits

Image Number 3 for United States Patent #6559701.

A method of reducing power rail transients on integrated circuits. The power rail transients are reduced by controlling clock skew in a manner which minimizes dI/dT current demands. The method provides that the phase of the clock to latches/flip flops is shifted in order to spread out the number of simultaneous switching elements. By controlling the number of simultaneous switching devices, a significant reduction in time rate of current demanded from the power rails can be achieved, thereby reducing the magnitude of V.sub.SS /V.sub.DD voltage transients due to parasitic inductances and resistances supplying power to the integrated circuit. Theoretically, the entire timing spread of the slack graph for clock skew can be used to control the number of simultaneous switching devices.

  Recently Added Patents
Organic dual-gate memory and method for producing same
Bootstrap gate driver
Sampling switch circuit that uses correlated level shifting
Lens barrel and imaging device
System and method for determining a characterisitic of an object adjacent to a route
Bacterial superantigen vaccines
  Randomly Featured Patents
Semiconductor device and method of manufacturing the same
Compensation plate for tilted plate optical aberrations
Electrochemical methods for breaking high viscosity fluids
Method and system for the linear amplification of signals
Debris collection system for a surface treating tool
Image forming apparatus including transfer means with transfer bias output controlled by calculated impedance at predetermined voltage/current
In-situ backgrind wafer thickness monitor
Catheter core wire
Method and apparatus for cutting sugar cane
Shelf structure