Resources Contact Us Home
Method to reduce power bus transients in synchronous integrated circuits

Image Number 3 for United States Patent #6559701.

A method of reducing power rail transients on integrated circuits. The power rail transients are reduced by controlling clock skew in a manner which minimizes dI/dT current demands. The method provides that the phase of the clock to latches/flip flops is shifted in order to spread out the number of simultaneous switching elements. By controlling the number of simultaneous switching devices, a significant reduction in time rate of current demanded from the power rails can be achieved, thereby reducing the magnitude of V.sub.SS /V.sub.DD voltage transients due to parasitic inductances and resistances supplying power to the integrated circuit. Theoretically, the entire timing spread of the slack graph for clock skew can be used to control the number of simultaneous switching devices.

  Recently Added Patents
Display window with level of service graphical user interface
Proton conducting electrolytes with cross-linked copolymer additives for use in fuel cells
Media identification system with fingerprint database balanced according to search loads
Wafer level packaging
White polyester film and surface light source therewith
Solid-state imaging apparatus and imaging system
Mobility management in a communications system
  Randomly Featured Patents
Anti-theft battery system for vehicles
Trash compactor trailer
Outputting apparatus
Process for preparing 4-methyl-5[(2-aminoethyl)thiomethyl)]-imidazole
Information processing unit and information processing related units
Anchoring carbon nanotube columns
Voltage regulation unit with Zener diode and voltage regulation device thereof
Rotary disc planetary type surfacing machine
Process for producing polyisobutenes