Resources Contact Us Home
Integrated capacitor bottom electrode for use with conformal dielectric

Image Number 4 for United States Patent #6555432.

Disclosed is a capacitor construction for a more uniformly thick capacitor dielectric layer, and a method for fabricating the same. The method has special utility where the bottom electrode comprises composite layers over which the capacitor dielectric demonstrates differential growth during deposition. Exposed portions of an underlying first electrode layer, are covered either by a conductive or dielectric spacer, or by a dielectric padding. For the preferred embodiments, in which the bottom electrode comprises titanium carbonitride over rough polysilicon, a dielectric padding may be formed during a rapid thermal nitridation step, which causes silicon nitride to grow out of an exposed polysilicon sidewall. Alternatively, a sidewall spacer may be formed by deposition an additional layer of titanium nitride over the original titanim nitride strap, and performing a spacer etch.

  Recently Added Patents
Blue box
Account managing device, image processing system, and storage medium
Automated hotfix handling model
Systems and methods for controlling phasing of advancing substrates in absorbent article converting lines
Steering lock driving circuit and steering lock device
Method and system for selecting a target with respect to a behavior in a population of communicating entities
Bi-directional switch using series connected N-type MOS devices in parallel with series connected P-type MOS devices
  Randomly Featured Patents
Highly branched polymeric materials as coating on weighting agents
Wearing apparel cap
Methods of fabricating p-type transistors including germanium channel regions
Metal gate transistor and method for fabricating the same
History information recording apparatus and product equipment provided with the same
Support for goose decoy
Apparatus and method for iterative detection and decoding (IDD) in multi-antenna communication system
Roping sit harness with force distributor
Methods and systems for allocating interrupts in a multithreaded processor
Method and device for reading authentication means and adapted identification means