Resources Contact Us Home
Integrated capacitor bottom electrode for use with conformal dielectric

Image Number 4 for United States Patent #6555432.

Disclosed is a capacitor construction for a more uniformly thick capacitor dielectric layer, and a method for fabricating the same. The method has special utility where the bottom electrode comprises composite layers over which the capacitor dielectric demonstrates differential growth during deposition. Exposed portions of an underlying first electrode layer, are covered either by a conductive or dielectric spacer, or by a dielectric padding. For the preferred embodiments, in which the bottom electrode comprises titanium carbonitride over rough polysilicon, a dielectric padding may be formed during a rapid thermal nitridation step, which causes silicon nitride to grow out of an exposed polysilicon sidewall. Alternatively, a sidewall spacer may be formed by deposition an additional layer of titanium nitride over the original titanim nitride strap, and performing a spacer etch.

  Recently Added Patents
Oscillator circuit which compensates for external voltage supply, temperature and process
Power management method for reducing power of host when turning off main monitor and computer system applying the same
Combination of a microorganism and a phytosphingosine derivative, composition, methods of use
Rotating-body electrification mechanism, image carrier unit, process cartridge, image forming apparatus, and method for electrifying image carrier unit
Method and apparatus for establishing a media clip
Stevia formulation
Transmission channel for ultrasound applications
  Randomly Featured Patents
System and method for improving performance of an HDR wireless terminal with diversity
Golf club head with a vibration-absorbing structure
Industrial ethernet switch
Insecticide and insect repellant compositions
Process for producing aliphatic polyester carbonate
Foot exerciser
Method of making improved gas storage carbon with enhanced thermal conductivity
Pelletizer with moisture control system
Flash memory system including a duplicate booting program and apparatus and method for protecting the same flash memory
In-situ etch of multiple layers during formation of local interconnects