Resources Contact Us Home
Current-controlled high voltage discharge scheme

Image Number 2 for United States Patent #6552595.

In a programmable integrated circuit, a discharge circuit for discharging high voltage nodes provides a current path whose current is limited by a control voltage. In one embodiment, the current path is implemented by a transistor coupled to the high voltage nodes, with the control voltage provided by a current mirror coupled to the current path. The control voltage is applied across the gate and source terminals of the transistor. In one embodiment, the source terminal of the transistor is precharged to a supply voltage less a threshold voltage of a transistor. With the current in the current path thus limited, threshold voltage shifts and other damages to the functional circuit of the integrated circuit due to the discharge current of high voltage nodes are avoided.

  Recently Added Patents
Backside structure and methods for BSI image sensors
Systems and methods for analyzing telecommunications invoices for payment
Adding value to a rendered document
Method and apparatus for storing email messages
Pressing mold for optical lenses and method for manufacturing glass optical lenses
Information repository search system
Method and system for streaming digital video content to a client in a digital video network
  Randomly Featured Patents
Graphic pattern for a position of a shoe upper
Diamond file
Method for producing core-shell fine particle and method for producing intermediate which is used for production of the core-shell fine particle
Signal transmission system using PRD method, receiver circuit for use in the signal transmission system, and semiconductor memory device to which the signal transmission system is applied
Safety adapter for needle hub assembly
Communication system for deaf, deaf-blind, or non-vocal individuals using instrumented glove
Vacuum cleaner
Segmenting an image via shortest cycles
Firewall feed-through connector for emergency service
Method for aligning the axis of a second bracket relative to the axis of a first bracket on a testing or processing machine