Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Solid state thermoelectric device










Image Number 4 for United States Patent #6548750.

The solid state thermoelectric device includes at least an array of metallic conductor and/or N-type and P-type semiconductor thermoelectric elements assembled on a printed circuit and forming thermoelectric couples electrically connected in series. The structure of the device is formed of at least a pair of laminated elements each formed of a supporting layer made of polymeric material and at least a layer of conductive material, a layer of joining material interposed between the two laminated elements of polymeric material for firmly connecting them one to the other. The printed circuit is made from the layer of conductive material of the laminated elements and electrically connects in series the thermoelectric elements to form thermoelectric couples having the hot or cold sides, respectively, on only one side of the structure. The structure of the thermoelectric device has a spirally or circularly wound configuration.








 
 
  Recently Added Patents
Nanoparticle entrapment of materials
Semiconductor arrangement with a solder resist layer
Microfluidic cartridge and method of using same
Mobile communication terminal provided with handsfree function and controlling method thereof
Image processing apparatus, image processing method, and program
Traffic signal mapping and detection
(4944
  Randomly Featured Patents
Halogenated advanced epoxy resins
Adaptive method and apparatus for adjusting network traffic volume reporting
Liquid injection apparatus with residual ink quantity detecting means
Waterflow differential electrical charging process for ores
Waste receptacle
Method and apparatus for transferring data between a memory and a plurality of peripheral units through a plurality of data channels
Mechanical arm assembly and method therefor
Apparatus for electrifying particle apparatus for scattering particle
Scalable and parallel processing methods and structures for testing configurable interconnect network in FPGA device
Limited-access, reduced-pressure systems and methods