Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Timing circuit and method for a compilable DRAM










Image Number 4 for United States Patent #6538932.

A semiconductor memory is disclosed, the memory comprising: a memory cell adapted to store a bit; a wordline and a bitline coupled to the memory cell; a primary sense amplifier coupled to the bitline to receive a signal representing the stored bit when the wordline is active; a wordline driver coupled to activate the wordline; and a primary delay device adapted to produce a first delay selected from a range of selectable delays, the primary delay device adapted to compensate for signal propagation delay along the wordline.








 
 
  Recently Added Patents
Process for producing a plasma protein-containing medicament with reduced concentration of citrate and metals
Circuit breakers
Systems and methods for sensing external magnetic fields in implantable medical devices
Method and apparatus for analysis of histopathology images and its application to cancer diagnosis and grading
Method to dynamically tune precision resistance
Magnetic resonance imaging apparatus
Malicious attack detection and analysis
  Randomly Featured Patents
Multi-functional printer
Gamma ray spectral tool for borehole use
Escalator step
Sealing means for valve spindle
Pollution control method and apparatus
Data management system, data management method and storage medium storing program for data management
Use of cyclic depsipeptides having 12 ring atoms for combating endoparasites, new cyclic despipeptides having 12 ring atoms, and processes for their preparation
Tetrazoles, pharmaceutical use and compositions
Memory interface with write buffer and encoder
Outdoor speaker