Resources Contact Us Home
Timing circuit and method for a compilable DRAM

Image Number 4 for United States Patent #6538932.

A semiconductor memory is disclosed, the memory comprising: a memory cell adapted to store a bit; a wordline and a bitline coupled to the memory cell; a primary sense amplifier coupled to the bitline to receive a signal representing the stored bit when the wordline is active; a wordline driver coupled to activate the wordline; and a primary delay device adapted to produce a first delay selected from a range of selectable delays, the primary delay device adapted to compensate for signal propagation delay along the wordline.

  Recently Added Patents
Remedy for overactive bladder comprising acetic acid anilide derivative as the active ingredient
Generating and using checkpoints in a virtual computer system
Monitoring and correcting upstream packet loss
Method and system for dynamic digital rights bundling
Coding circuitry for difference-based data transformation
Method of allocating IP address of image forming apparatus using DHCP, image forming apparatus and system of allocating IP address using DHCP
Methods and devices for detecting and measuring environmental conditions in high performance device packages
  Randomly Featured Patents
Auditory alert systems with enhanced detectability
Vehicle indicator unit having wowing and graduation lighting function
Impression top
Device for controlling the pressure in a hydraulic pressure system
Controllable seat damper system and control method therefor
Method and apparatus to automatically optimize the pacing mode and pacing cycle parameters of a dual chamber pacemaker
Memory interface unit, shared memory switch system and associated method
Fertilizer compositions and methods of using
Clamping device and a clamping file equipped therewith
Cotton receiving and densification apparatus for a cotton module builder of a cotton harvesting machine