Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Timing circuit and method for a compilable DRAM










Image Number 4 for United States Patent #6538932.

A semiconductor memory is disclosed, the memory comprising: a memory cell adapted to store a bit; a wordline and a bitline coupled to the memory cell; a primary sense amplifier coupled to the bitline to receive a signal representing the stored bit when the wordline is active; a wordline driver coupled to activate the wordline; and a primary delay device adapted to produce a first delay selected from a range of selectable delays, the primary delay device adapted to compensate for signal propagation delay along the wordline.








 
 
  Recently Added Patents
Under bump passive components in wafer level packaging
Sensor interface engineering
Horizontal card holder
Non-aqueous solution process for the preparation of cross-linked polymers
Reduction of HMF ethers with metal catalyst
System and method for managing content on a network interface
Tire tread
  Randomly Featured Patents
Airflow deflector apparatus for vehicle
Carton box made out of several blanks
Rack with undulating outer walls
Analog-to-digital conversion in image sensors using a differential comparison
Architectural dynamic control: intelligent environmental control and feedback system for architectural settings including offices
Bucket holding apparatus and associated method
Surface mount technology to via-in-pad interconnections
Asphalt material recycling system and method with ball screener and impact and cutting choppers
Rubber materials having excellent grip on ice
Stained glass window design