Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Timing circuit and method for a compilable DRAM










Image Number 4 for United States Patent #6538932.

A semiconductor memory is disclosed, the memory comprising: a memory cell adapted to store a bit; a wordline and a bitline coupled to the memory cell; a primary sense amplifier coupled to the bitline to receive a signal representing the stored bit when the wordline is active; a wordline driver coupled to activate the wordline; and a primary delay device adapted to produce a first delay selected from a range of selectable delays, the primary delay device adapted to compensate for signal propagation delay along the wordline.








 
 
  Recently Added Patents
High-performance AHCI interface
Multi-port, gigabit SERDES transceiver capable of automatic fail switchover
Controller interface providing improved data reliability
Method for detecting motion of an electrical device or apparatus
Coupling device having piercing member
Header rail for a shower screen or the like
Chair
  Randomly Featured Patents
Block information adjustment techniques to reduce artifacts in interpolated video frames
Airway heat and moisture exchanger
Adjustable animal watering or drinking device
Shallow trench isolation formation with simplified reverse planarization mask
Cationic soil release polymers
Bearing assembly for a wheel hub driven by a rotary constant velocity universal joint
Dart
Phase shift method and apparatus for implementing phase-contrast or modulation-contrast observation on microscopes
Doped graphene films with reduced sheet resistance
Communication device