Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Timing circuit and method for a compilable DRAM










Image Number 4 for United States Patent #6538932.

A semiconductor memory is disclosed, the memory comprising: a memory cell adapted to store a bit; a wordline and a bitline coupled to the memory cell; a primary sense amplifier coupled to the bitline to receive a signal representing the stored bit when the wordline is active; a wordline driver coupled to activate the wordline; and a primary delay device adapted to produce a first delay selected from a range of selectable delays, the primary delay device adapted to compensate for signal propagation delay along the wordline.








 
 
  Recently Added Patents
Method of producing probabilities of being a template shape
Semiconductor memory device and manufacturing method thereof
Optimized delivery of web application code
Case for electronic device
Printing apparatus having extendable functionality and method thereof
Enediyne compounds, conjugates thereof, and uses and methods therefor
Packet transmission system and fault recovery method
  Randomly Featured Patents
Process for making polyol fatty acid polyesters having oxidative stability
Kinescope-yoke assembly
Method for manufacturing semiconductor device
Programmable graphics processor for multithreaded execution of programs
Apparatus and method for driving plasma display panel
Method for generating a strip waveguide
Polymerization catalyst
Balanced audio interconnect cable with helical geometry
Rheomixer device
Hibiscus plant named `New York`