Resources Contact Us Home
Timing circuit and method for a compilable DRAM

Image Number 4 for United States Patent #6538932.

A semiconductor memory is disclosed, the memory comprising: a memory cell adapted to store a bit; a wordline and a bitline coupled to the memory cell; a primary sense amplifier coupled to the bitline to receive a signal representing the stored bit when the wordline is active; a wordline driver coupled to activate the wordline; and a primary delay device adapted to produce a first delay selected from a range of selectable delays, the primary delay device adapted to compensate for signal propagation delay along the wordline.

  Recently Added Patents
Signal generator
Communications in an asynchronous cellular wireless network
Electrostatic charger and image forming apparatus
Substituted di-arylhydantoin and di-arylthiohydantoin compounds and methods of use thereof
Portable electric circular saw
Method and system for enabling rendering of electronic media content via a secure ad hoc network configuration utilizing a handheld wireless communication device
Image processing apparatus, image processing method, and program to create a composite image from color image data and monochrome image data
  Randomly Featured Patents
Apparatus and method for providing a single-mode grating-outcoupled surface emitting laser with detuned second-order outcoupler grating
Process for producing thermoplastic resin granules
Photothermographic material
Range hood
Cross-linked cationic polymeric microparticles
Dynamic reprioritization of test cases during test execution
Editing system and editing method
Radially insertable and pivotable cams
Electronic camera operable in a dual shoot mode together with a camera with a film