Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Timing circuit and method for a compilable DRAM










Image Number 4 for United States Patent #6538932.

A semiconductor memory is disclosed, the memory comprising: a memory cell adapted to store a bit; a wordline and a bitline coupled to the memory cell; a primary sense amplifier coupled to the bitline to receive a signal representing the stored bit when the wordline is active; a wordline driver coupled to activate the wordline; and a primary delay device adapted to produce a first delay selected from a range of selectable delays, the primary delay device adapted to compensate for signal propagation delay along the wordline.








 
 
  Recently Added Patents
Method and apparatus for policy-based network access control with arbitrary network access control frameworks
Area efficient through-hole connections
Pharmaceutical and diagnostic compositions for use in the treatment and diagnosis of neurodegenerative diseases or amyloid diseases
Methods and compositions for inhibiting progression to chronic cardiac failure
Method for the analysis of solid objects
Signal routing dependent on a loading indicator of a mobile node
Fast port switching in an audiovisual receiver by use of port pre-authentication by a partial PHY decoder core
  Randomly Featured Patents
Polymerization of liquid tetrafluoroethylene in aqueous dispersion
Earplug with low angle flanges
Weight lifting aid
Method to dynamically tune precision resistance
Artificial bone template selection system, artificial bone template display system, artificial bone template storage system and artificial bone template recording medium
Variable lift hydraulic valve train
Micro-machined field emission microtips
Semiconductor memory device
Asymmetrical multicarrier interference avoidance
Attribute-value extraction from structured documents