Resources Contact Us Home
Timing circuit and method for a compilable DRAM

Image Number 4 for United States Patent #6538932.

A semiconductor memory is disclosed, the memory comprising: a memory cell adapted to store a bit; a wordline and a bitline coupled to the memory cell; a primary sense amplifier coupled to the bitline to receive a signal representing the stored bit when the wordline is active; a wordline driver coupled to activate the wordline; and a primary delay device adapted to produce a first delay selected from a range of selectable delays, the primary delay device adapted to compensate for signal propagation delay along the wordline.

  Recently Added Patents
Prevention and reduction of blood loss
Liquid crystal display
System for determining movement properties of a guided vehicle
Multi-radio coexistence
Cartridge for conducting a chemical reaction
Method and system for delivering and executing virtual container on logical partition of target computing device
Storage system with LU-setting function
  Randomly Featured Patents
Video encoding using parallel processors
Method for forming a sloped face ice control structure
Propylene based sealant compositions and applications
Apparatus for generating an electrical signal indicative of liquid level
Switching circuit for switchably connecting an input node and an output node
Method for brewing beverages in portions, such as freshly brewed coffee, in packages and an assembly for carrying out said method
Apparatus and method for quantifying irregularities in interference patterns
Hold down channel assembly for tents, canopies or awnings
Solid state optical switch and router
Isolated human hepsin/46 proteins, nucleic acid molecules encoding human hepsin/46 proteins, and uses thereof