Resources Contact Us Home
Timing circuit and method for a compilable DRAM

Image Number 4 for United States Patent #6538932.

A semiconductor memory is disclosed, the memory comprising: a memory cell adapted to store a bit; a wordline and a bitline coupled to the memory cell; a primary sense amplifier coupled to the bitline to receive a signal representing the stored bit when the wordline is active; a wordline driver coupled to activate the wordline; and a primary delay device adapted to produce a first delay selected from a range of selectable delays, the primary delay device adapted to compensate for signal propagation delay along the wordline.

  Recently Added Patents
Multicolored light converting LED with minimal absorption
Photovoltaic system with integrated photovoltaic panel and battery
Method and system for controlled media sharing in a network
Light-emitting device package structure
Unsupervised document clustering using latent semantic density analysis
Elastic polypropylene-based film compositions
Methods and apparatus to identify exposure to 3D media presentations
  Randomly Featured Patents
Fitting for skateboard
Single serving beverage maker
Blood filter cartridge
CD holder
Combined radio and cassette tape recorder
Filling device for battery cells with a float-operated valve
Control of burning rate and burning rate exponent by particle size in gun propellants
Method and apparatus for a redundant clock
Two-stroke cycle engine
Intelligent replication method