Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Timing circuit and method for a compilable DRAM










Image Number 4 for United States Patent #6538932.

A semiconductor memory is disclosed, the memory comprising: a memory cell adapted to store a bit; a wordline and a bitline coupled to the memory cell; a primary sense amplifier coupled to the bitline to receive a signal representing the stored bit when the wordline is active; a wordline driver coupled to activate the wordline; and a primary delay device adapted to produce a first delay selected from a range of selectable delays, the primary delay device adapted to compensate for signal propagation delay along the wordline.








 
 
  Recently Added Patents
Process for producing .beta.-sialon fluorescent material
Apparatus and method for sterilizing vessel with electron beam
Information processing apparatus, including updating of program and program information, and method of updating program of the information processing apparatus
Mobile camera localization using depth maps
Nanoparticles in a flash memory using chaperonin proteins
Resist composition and method for producing resist pattern
Method and apparatus for accessing and downloading information from the internet
  Randomly Featured Patents
Exhaust gas purification system for an internal combustion engine
Method of manufacturing a semiconductor integrated circuit device
Image sensor capable of decreasing leakage current between diodes and method for fabricating the same
Mobile phone
Garage hook
Method for producing luminiscent screen
Disc launching device
Method and apparatus for generating frequency-multiplied frequency generator signal used in optical drive
Retrievable screen apparatus and methods of using same
Braze thickness control