Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Timing circuit and method for a compilable DRAM










Image Number 4 for United States Patent #6538932.

A semiconductor memory is disclosed, the memory comprising: a memory cell adapted to store a bit; a wordline and a bitline coupled to the memory cell; a primary sense amplifier coupled to the bitline to receive a signal representing the stored bit when the wordline is active; a wordline driver coupled to activate the wordline; and a primary delay device adapted to produce a first delay selected from a range of selectable delays, the primary delay device adapted to compensate for signal propagation delay along the wordline.








 
 
  Recently Added Patents
Method and a decoder for attenuation of signal regions reconstructed with low accuracy
Electronic resource annotation
Focus detection apparatus
Reduce leakage of low-density gas during low-density gas injection into a disk drive
Dual-positioning tablet pillow stand
Vehicular ABS control system with internal parameter automatic calibration function
Traveling wave amplifier with pre-emphasis function
  Randomly Featured Patents
Soft frozen batter for baked goods and method of preparation
Kaposi's sarcoma-associated herpesvirus (KSHV) interleukin 6 (IL-6) and uses thereof
Method for automatic alignment of raster data with vector data in a geographic information system
Shape memory alloy device and control method
Low profile internal combustion engine
Radio frequency identification device and method
Light fixture
Method used to create multihop RF network based on low performance 8 bit microcontrollers
Methods and apparatus for efficient resource allocation
Bag stand