Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Timing circuit and method for a compilable DRAM










Image Number 4 for United States Patent #6538932.

A semiconductor memory is disclosed, the memory comprising: a memory cell adapted to store a bit; a wordline and a bitline coupled to the memory cell; a primary sense amplifier coupled to the bitline to receive a signal representing the stored bit when the wordline is active; a wordline driver coupled to activate the wordline; and a primary delay device adapted to produce a first delay selected from a range of selectable delays, the primary delay device adapted to compensate for signal propagation delay along the wordline.








 
 
  Recently Added Patents
Breathing mask
Printing apparatus having extendable functionality and method thereof
Method and system for reduction of quantization-induced block-discontinuities and general purpose audio codec
Pattern data conversion for lithography system
Methods of producing the membranes and the uses of membranes as battery separator films
Satellite mounting poles
Processing data using information embedded in a data request
  Randomly Featured Patents
Method for rapid carrier-frequency offset acquisition using a periodic training sequence
Spool holder
Anamorphic wide angle safety lens
Method of controlling flow through a drill string using a valve positioned therein
Releasably connecting power packs to electrical appliances
Infusion pump systems and methods
Bracket assembly
Method for automatic identification of a hair region
Methods and systems for trimming a PWM signal
Swimming oar