Resources Contact Us Home
Timing circuit and method for a compilable DRAM

Image Number 4 for United States Patent #6538932.

A semiconductor memory is disclosed, the memory comprising: a memory cell adapted to store a bit; a wordline and a bitline coupled to the memory cell; a primary sense amplifier coupled to the bitline to receive a signal representing the stored bit when the wordline is active; a wordline driver coupled to activate the wordline; and a primary delay device adapted to produce a first delay selected from a range of selectable delays, the primary delay device adapted to compensate for signal propagation delay along the wordline.

  Recently Added Patents
Method for switching between virtualized and non-virtualized system operation
Systems, methods, and apparatus to prepare a mobile device for provisioning
System for providing access to playable media
Movable assemblies for an image reader unit and a cover unit in an image formation apparatus
Secure access to customer log data in a multi-tenant environment
Noise suppression in speech signals
Processing circuitry for use with a position sensor
  Randomly Featured Patents
Apparatus for the recirculation of the exhaust gases of internal combustion engines
Method and apparatus for acoustic analysis of binary gas mixtures with continuous self-calibration
Anionic/cationic masonry sealing systems
Combined gas heater and table
Open compression-type coaxial cable connector
Electrodes, electrode assemblies, methods, and systems for tissue stimulation
Digoxigenine-3-[2',3'-didesoxy-glycosides] and a process for their manufacture
Fluid warming cassette with a tensioning rod
Treated clay product, methods of making and using and products therefrom