Resources Contact Us Home
Timing circuit and method for a compilable DRAM

Image Number 4 for United States Patent #6538932.

A semiconductor memory is disclosed, the memory comprising: a memory cell adapted to store a bit; a wordline and a bitline coupled to the memory cell; a primary sense amplifier coupled to the bitline to receive a signal representing the stored bit when the wordline is active; a wordline driver coupled to activate the wordline; and a primary delay device adapted to produce a first delay selected from a range of selectable delays, the primary delay device adapted to compensate for signal propagation delay along the wordline.

  Recently Added Patents
Clock face
Graphical communication user interface with graphical position user input mechanism for selecting a display image
Multi-dimensional tuple support in rule engines
Advertisement in operating system
Memory device program window adjustment
Hand sign
Secure provisioning of a portable device using a representation of a key
  Randomly Featured Patents
Electromagnetic transmission apparatus
Ultra-wideband (UWB) receiver
High frequency electrical connector
Digital broadcasting transmission/reception devices capable of improving a receiving performance and signal processing method thereof
Normally off bilateral switch
Multiple gang junction box assembly with multiple wire clamping devices
Monitoring device for airfield lighting system
Filtering device for fluids, in particular for fuel
Detergents and cleaning agents
Light emitting diode fabricated with resistors for variable light intensity