Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Timing circuit and method for a compilable DRAM










Image Number 4 for United States Patent #6538932.

A semiconductor memory is disclosed, the memory comprising: a memory cell adapted to store a bit; a wordline and a bitline coupled to the memory cell; a primary sense amplifier coupled to the bitline to receive a signal representing the stored bit when the wordline is active; a wordline driver coupled to activate the wordline; and a primary delay device adapted to produce a first delay selected from a range of selectable delays, the primary delay device adapted to compensate for signal propagation delay along the wordline.








 
 
  Recently Added Patents
Sweetener compositions having enhanced sweetness and improved temporal and/or flavor profiles
Machine tool with an electrical generator for passive power generation
Mono-body defibrillation probe
Resistor-2 resistor (R-2R) digital-to-analog converter with resistor network reversal
Digital camera supporting intelligent self-timer mode and method of controlling the same
Leg stretching device
Method and apparatus for managing backup channel in multi-channel environment
  Randomly Featured Patents
Method and material for forming a double exposure lithography pattern
Image receiving medium for use with sublimation type thermal image transfer recording medium
Coffee maker
Weighted sprinkler head apparatus
Intelligent foil transfer
Method for bumping silicon devices
Butter cutter and storage unit
Latex binder for non-aqueous battery electrodes
Split word line ferroelectric memory
System and method for managing and displaying data messages