Resources Contact Us Home
Timing circuit and method for a compilable DRAM

Image Number 4 for United States Patent #6538932.

A semiconductor memory is disclosed, the memory comprising: a memory cell adapted to store a bit; a wordline and a bitline coupled to the memory cell; a primary sense amplifier coupled to the bitline to receive a signal representing the stored bit when the wordline is active; a wordline driver coupled to activate the wordline; and a primary delay device adapted to produce a first delay selected from a range of selectable delays, the primary delay device adapted to compensate for signal propagation delay along the wordline.

  Recently Added Patents
Acid etch resistance for calcareous substrates
Laser leveling apparatus
Method and system of verifying and authenticating personal history
Semiconductor device and method for manufacturing the same
Structure and method for bump to landing trace ratio
Image processing method and image processing apparatus
Combined heat, ice, power, and steam system
  Randomly Featured Patents
Dynamic firearm
Vent and soil flux measurement system
Methods and devices for reducing reflection-illuminated artifacts
Negative charge pump with current protection
Mechanical control mechanism for conveyance
Method and system for computing the optimal slot to cell assignment in cellular systems employing time division duplex
Mounting arrangement for wet end weight measurement system
Coil system and method for obtaining volumetric physiological measurements
Flexible injection rate shaping device for a hydraulically-actuated fuel injection system
Gear-mesh type automatic transmission system