Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Timing circuit and method for a compilable DRAM










Image Number 4 for United States Patent #6538932.

A semiconductor memory is disclosed, the memory comprising: a memory cell adapted to store a bit; a wordline and a bitline coupled to the memory cell; a primary sense amplifier coupled to the bitline to receive a signal representing the stored bit when the wordline is active; a wordline driver coupled to activate the wordline; and a primary delay device adapted to produce a first delay selected from a range of selectable delays, the primary delay device adapted to compensate for signal propagation delay along the wordline.








 
 
  Recently Added Patents
Mixed reactant flow-by fuel cell
Sink
Pet bed
Method and system for processing dictated information
Method and structure for forming ETSOI capacitors, diodes, resistors and back gate contacts
Electronic device
Methods and apparatus for mitigating interference between co-located collaborating radios
  Randomly Featured Patents
Gyricon display with no elastomer substrate
Testing video equipment
Electrolytic process employing electrodes having coatings which comprise platinum
Method for formation of calcium phosphate compound coating on surface of ceramic article
Muzzle-loading rifle equipped with a gunpowder-proof sealed breech plug
Convection heat trap
Faucet
Thermally reversible sol-gel phase change ink or bubble jet ink
Loudspeakers and systems
Computer memory conflict avoidance using page registers