Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Timing circuit and method for a compilable DRAM










Image Number 4 for United States Patent #6538932.

A semiconductor memory is disclosed, the memory comprising: a memory cell adapted to store a bit; a wordline and a bitline coupled to the memory cell; a primary sense amplifier coupled to the bitline to receive a signal representing the stored bit when the wordline is active; a wordline driver coupled to activate the wordline; and a primary delay device adapted to produce a first delay selected from a range of selectable delays, the primary delay device adapted to compensate for signal propagation delay along the wordline.








 
 
  Recently Added Patents
Particle measurement process and apparatus
Detecting mirrors on the web
Magnetic storage apparatus
Targeted gene deletions for polysaccharide slime formers
Method and/or apparatus for navigating mobile robot using virtual sensor
System and method for detecting an earth ground fault of an external power supply connected to a vehicle
Implantable medical devices including elongated conductor bodies that facilitate device and lead configuration variants
  Randomly Featured Patents
Maize hybrid variety X5K655
Vitamin D.sub.3 analogues
Tufted fabric with embedded stitches
Woven shielded cable
Stacked capacitor construction
(2'-nitro-1'-imidazolyl)-2,3-isopropylidene-y-tosylbutanol, a precursor to [.sup.18 F]fluoroerythronitroimidazole PET imaging agent
Setting imager parameters based on configuration patterns
Methods and apparatus for fair queuing over a network
Triaxial laser gyrometer including an actuating mechanism in thermal contact with the cathode
Apparatus for printing grey scale images