Resources Contact Us Home
Timing circuit and method for a compilable DRAM

Image Number 4 for United States Patent #6538932.

A semiconductor memory is disclosed, the memory comprising: a memory cell adapted to store a bit; a wordline and a bitline coupled to the memory cell; a primary sense amplifier coupled to the bitline to receive a signal representing the stored bit when the wordline is active; a wordline driver coupled to activate the wordline; and a primary delay device adapted to produce a first delay selected from a range of selectable delays, the primary delay device adapted to compensate for signal propagation delay along the wordline.

  Recently Added Patents
Emergent information database management system
System, method and computer program product for sharing a single instance of a database stored using a tenant of a multi-tenant on-demand database system
Method for conductivity control of (Al,In,Ga,B)N
Monitoring heap in real-time by a mobile agent to assess performance of virtual machine
Haworthia plant named `AMSTERDAM`
Vacuum cleaner
Curable sublimation marking material and sublimation transfer process using same
  Randomly Featured Patents
Cigarette customization apparatus and associated method
Dyes of the coumarin series
Preparation of cakes and no-stir dry mix for their preparation
Information storage medium and information recording/playback system
Lightweight ballistic armor including non-ceramic-infiltrated reaction-bonded-ceramic composite material
Liquid crystal display with substantially equal resistances for sets of terminal electrodes and inclined wiring electrodes
Fold flat motor vehicle seat
Medical probe device with optic viewing capability
Portable tree platform elevated via a winch
Water-based correctional facility and system, and method of making the same