Resources Contact Us Home
Timing circuit and method for a compilable DRAM

Image Number 4 for United States Patent #6538932.

A semiconductor memory is disclosed, the memory comprising: a memory cell adapted to store a bit; a wordline and a bitline coupled to the memory cell; a primary sense amplifier coupled to the bitline to receive a signal representing the stored bit when the wordline is active; a wordline driver coupled to activate the wordline; and a primary delay device adapted to produce a first delay selected from a range of selectable delays, the primary delay device adapted to compensate for signal propagation delay along the wordline.

  Recently Added Patents
Ionization device, mass spectrometer including the ionization device, and image generation system including the ionization device
Substituted bicyclic HCV inhibitors
Method of operating an election ballot printing system
Debugging using code analysis
Wild card auto completion
Protective circuit board and battery pack using the same
Approaching object detection system
  Randomly Featured Patents
Body fluid sample collection tube assembly
Electronic apparatus system having a plurality of rack-mounted electronic apparatuses, and method for identifying electronic apparatus in electronic apparatus system
Functional fluids and lubricants having improved water tolerance
Method of suspending a pelvic organ and instrument for performing the method
Auxiliary towel holder
Imprinting stamper and method of manufacturing the same
Spark plug boot remover
Method and apparatus for transporting packs from a feed track to a discharge-conveyor track
Hinge pin
Zinc-oxygen battery