Resources Contact Us Home
Timing circuit and method for a compilable DRAM

Image Number 4 for United States Patent #6538932.

A semiconductor memory is disclosed, the memory comprising: a memory cell adapted to store a bit; a wordline and a bitline coupled to the memory cell; a primary sense amplifier coupled to the bitline to receive a signal representing the stored bit when the wordline is active; a wordline driver coupled to activate the wordline; and a primary delay device adapted to produce a first delay selected from a range of selectable delays, the primary delay device adapted to compensate for signal propagation delay along the wordline.

  Recently Added Patents
Anti-reductive high-frequency ceramic dielectric material sintered at low temperature and matched with copper internal electrode
Positive electrode active material for nonaqueous electrolyte secondary battery
Method and apparatus for wireless communication in a mesh network with central control of communication relationships
Protective circuit board and battery pack using the same
Making transparent capacitor with multi-layer grid
Base station apparatus and communication control method
  Randomly Featured Patents
Production process of MN-Zn ferrite
Medium for differentiating Streptococcus mutans
Dual standard gloss sensor
Method for whitening teeth
Method and system of differential complex and real multi-carrier demodulation
Method and system for providing real estate information using a computer network, such as the internet
Front panel for cellular base unit equipment
Medicament incorporation matrix
System for monitoring and controlling electric power consumption
Process for preparing N,N'-carbonyldiazoles