Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Timing circuit and method for a compilable DRAM










Image Number 4 for United States Patent #6538932.

A semiconductor memory is disclosed, the memory comprising: a memory cell adapted to store a bit; a wordline and a bitline coupled to the memory cell; a primary sense amplifier coupled to the bitline to receive a signal representing the stored bit when the wordline is active; a wordline driver coupled to activate the wordline; and a primary delay device adapted to produce a first delay selected from a range of selectable delays, the primary delay device adapted to compensate for signal propagation delay along the wordline.








 
 
  Recently Added Patents
Security patch update processor
Transparent zebrafish and preparation method thereof
Light barrier and method for detecting objects
System and method for efficient association of a power outlet and device
Access control method, information display device using the same, and information display system
Energy storage device package
Selecting modulation and coding scheme in the presence of interference
  Randomly Featured Patents
Articulating toothbrush assembly
Landing gear
Safety lever pin
Lighting device
Input sense circuit having selectable thresholds
Carbon material for electric double layer capacitor, method of producing same, electric double layer capacitor and method of fabricating same
Piezo electric resonator differential accelerometer
Field device for process instrumentation
Novel naphthalocyanine dye, method for preparing the same, and optical information recording medium employing the same
Method of cleaning laser ablation debris