Resources Contact Us Home
Timing circuit and method for a compilable DRAM

Image Number 4 for United States Patent #6538932.

A semiconductor memory is disclosed, the memory comprising: a memory cell adapted to store a bit; a wordline and a bitline coupled to the memory cell; a primary sense amplifier coupled to the bitline to receive a signal representing the stored bit when the wordline is active; a wordline driver coupled to activate the wordline; and a primary delay device adapted to produce a first delay selected from a range of selectable delays, the primary delay device adapted to compensate for signal propagation delay along the wordline.

  Recently Added Patents
Human activity monitoring device
Display for gloves
Modified polyolefin resin for glass fiber treatment, surface-treated glass fiber, and fiber-reinforced polyolefin resin
Modified continuous phase modulation communications system and related methods
Method and apparatus for efficiently inserting fills in an integrated circuit layout
Die seal ring
  Randomly Featured Patents
Octahydronaphthalene oxime derivatives for cholesterol synthesis inhibition
Conical coil spring
Tolperison-containing, pharmaceutical preparation for oral administration
Prosthesis connection mechanism
Non-flat deck-board pallet
Methods and apparatus for use in dispensing dynamoelectric machine lubricant material
Position indicator for a rotary valve actuator
Protective corner strip for a suitcase
Backlight module
Device including a power semiconductor chip electrically coupled to a leadframe via a metallic layer