Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Timing circuit and method for a compilable DRAM










Image Number 4 for United States Patent #6538932.

A semiconductor memory is disclosed, the memory comprising: a memory cell adapted to store a bit; a wordline and a bitline coupled to the memory cell; a primary sense amplifier coupled to the bitline to receive a signal representing the stored bit when the wordline is active; a wordline driver coupled to activate the wordline; and a primary delay device adapted to produce a first delay selected from a range of selectable delays, the primary delay device adapted to compensate for signal propagation delay along the wordline.








 
 
  Recently Added Patents
Tricyclic inhibitors of kinases
Frame timing synchronization in a geostationary satellite system
Stand for food service
Workflow-enabled client
Transcription factor
Key management policies for cryptographic keys
Selection of a suitable node to host a virtual machine in an environment containing a large number of nodes
  Randomly Featured Patents
Molecular mechanical devices with a band gap change activated by an electric field for optical switching applications
Air processing apparatus
Electronic coating composition method of coating an electronic substrate, composition and article
Thong-shaped holder for use with absorbent article
Method and apparatus for monitoring and cleaning a fluid filter system
Contoured shaft seal for high pressure applications
Methods for preparing heteroatom-bearing ligands and metal complexes thereof
Bio-phonetic multi-phrase speaker identity verification
Apparatus for drawing liquids into and expelling liquids from a pipet at variable flow rates
Molecular beam apparatus for processing a plurality of substrates