Resources Contact Us Home
Timing circuit and method for a compilable DRAM

Image Number 4 for United States Patent #6538932.

A semiconductor memory is disclosed, the memory comprising: a memory cell adapted to store a bit; a wordline and a bitline coupled to the memory cell; a primary sense amplifier coupled to the bitline to receive a signal representing the stored bit when the wordline is active; a wordline driver coupled to activate the wordline; and a primary delay device adapted to produce a first delay selected from a range of selectable delays, the primary delay device adapted to compensate for signal propagation delay along the wordline.

  Recently Added Patents
Orbing and lighting systems
Automatic setup of reflector instances
Stacked magnetoresistance device responsive to a magnetic field generally perpendicular to a side face running along a channel of the device
Hard disk drives having different rotational speeds
Methods and systems for determining the reliability of transaction
Lateral double diffused metal oxide semiconductor device and method of manufacturing the same
Bus controller for handling split transactions
  Randomly Featured Patents
Methods for treatment of spider veins
Sleeve for personal massager
Golf training method
Method for designing raised floor and dropped ceiling in computing facilities
Round push button
Ice making machine
Ferrofluid thrust and radial bearing assembly
Method for operating a network and a network
Liquid dispensing machine