Resources Contact Us Home
Timing circuit and method for a compilable DRAM

Image Number 4 for United States Patent #6538932.

A semiconductor memory is disclosed, the memory comprising: a memory cell adapted to store a bit; a wordline and a bitline coupled to the memory cell; a primary sense amplifier coupled to the bitline to receive a signal representing the stored bit when the wordline is active; a wordline driver coupled to activate the wordline; and a primary delay device adapted to produce a first delay selected from a range of selectable delays, the primary delay device adapted to compensate for signal propagation delay along the wordline.

  Recently Added Patents
Cryptographic key split combiner
Consistent retention and disposition of managed content and associated metadata
Image processing apparatus and method configured to calculate defocus amount of designated area
Semiconductor device and method of forming interconnect structure with conductive pads having expanded interconnect surface area for enhanced interconnection properties
Measurement and uses of oxidative status
Multi charged particle beam writing apparatus and multi charged particle beam writing method
  Randomly Featured Patents
Cleaning method with solvent
Method and apparatus for driving plasma display panel
High-workability steel pipe and method of producing same
Cutting attachment for welding torches
Dog leash shock absorber
Mixing faucet
Ink supply amount control method and apparatus for printing press
Sewing machine
Method for operating an internal combustion engine that is equipped with a three-way catalytic converter
Depth and concentration estimation