Resources Contact Us Home
Timing circuit and method for a compilable DRAM

Image Number 4 for United States Patent #6538932.

A semiconductor memory is disclosed, the memory comprising: a memory cell adapted to store a bit; a wordline and a bitline coupled to the memory cell; a primary sense amplifier coupled to the bitline to receive a signal representing the stored bit when the wordline is active; a wordline driver coupled to activate the wordline; and a primary delay device adapted to produce a first delay selected from a range of selectable delays, the primary delay device adapted to compensate for signal propagation delay along the wordline.

  Recently Added Patents
Flash multi-level threshold distribution scheme
Piano keyboard with key touch point detection
Adjustable draw bar for trailer hitches
Compression molding method and reinforced thermoplastic parts molded thereby
Uni-directional transient voltage suppressor (TVS)
Protein kinase C inhibitors and uses thereof
  Randomly Featured Patents
Data driver systems with programmable modes
Seat arm rest assembly
Floating NPN current mirror
MOSFET using gate work function engineering for switching applications
Composition containing leukocyte extract for the whitening or lightening of skin
Method of eliminating mercury or arsenic from a fluid in the presence of a mercury and/or arsenic recovery mass
Case for vinyl roller tool
Process for producing 2-carbon-substituted carbapenem derivatives
Controlling minimum air inlet temperature using waste heat
Rotation control device