Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Timing circuit and method for a compilable DRAM










Image Number 4 for United States Patent #6538932.

A semiconductor memory is disclosed, the memory comprising: a memory cell adapted to store a bit; a wordline and a bitline coupled to the memory cell; a primary sense amplifier coupled to the bitline to receive a signal representing the stored bit when the wordline is active; a wordline driver coupled to activate the wordline; and a primary delay device adapted to produce a first delay selected from a range of selectable delays, the primary delay device adapted to compensate for signal propagation delay along the wordline.








 
 
  Recently Added Patents
Ambidextrous mouse
Delay locked loop
Method and system for repurposing E-mail correspondence to save paper and ink
Radio frequency optical communication system
Electronic device with adjustable kickstand
Wireless communication system, terminal apparatus, and communication method
Air purification
  Randomly Featured Patents
Method for transferring routes between navigational devices
Spectrometer and method of spectroscopy
Stable conductive developer compositions
Timed-alert manual control unit
Hand-held personal hygiene device
Methods and apparatus for treating disorders of the ear nose and throat
Antimicrobial compositions
3-amino-1-arylpropyl indoles and aza-substituted indoles and uses thereof
Programmable logic device having an embedded test logic with secure access control
Real time machining control system including in-process part measuring and inspection