Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Timing circuit and method for a compilable DRAM










Image Number 4 for United States Patent #6538932.

A semiconductor memory is disclosed, the memory comprising: a memory cell adapted to store a bit; a wordline and a bitline coupled to the memory cell; a primary sense amplifier coupled to the bitline to receive a signal representing the stored bit when the wordline is active; a wordline driver coupled to activate the wordline; and a primary delay device adapted to produce a first delay selected from a range of selectable delays, the primary delay device adapted to compensate for signal propagation delay along the wordline.








 
 
  Recently Added Patents
All-in-one information handling system
Method and system for advertisement using internet browser to insert advertisements
Cellulose acylate laminate film, method for producing cellulose acylate laminate film, polarizer and liquid crystal display device
Downlink scheduling in fractional frequency reuse (FFR) systems
Myoglobin blooming agents, films, packages and methods for packaging
Data transfer operation completion detection circuit and semiconductor memory device provided therewith
Profiled rail for advertising/display units
  Randomly Featured Patents
Memory management unit for field programmable gate array boards
Semiconductor laser
Ilex hybrid variety named `Conive`
Multi-media messaging
Information providing system, information providing apparatus and information providing method as well as data recording medium
Apparatus and methods of forming a gas cluster ion beam using a low-pressure source
Silica-cerium oxide composite particles, method for the preparation thereof and resin composition and a cosmetic composition compounded therewith
Vacuum circuit breaker
Glitch detection for semiconductor test system
User interface for an electronic trading system for a computer screen