Resources Contact Us Home
Timing circuit and method for a compilable DRAM

Image Number 4 for United States Patent #6538932.

A semiconductor memory is disclosed, the memory comprising: a memory cell adapted to store a bit; a wordline and a bitline coupled to the memory cell; a primary sense amplifier coupled to the bitline to receive a signal representing the stored bit when the wordline is active; a wordline driver coupled to activate the wordline; and a primary delay device adapted to produce a first delay selected from a range of selectable delays, the primary delay device adapted to compensate for signal propagation delay along the wordline.

  Recently Added Patents
Method and device for synthesizing image
Device and method for controlling brightness of organic light emitting diode display
Plants and seeds of hybrid corn variety CH336383
Computer program and apparatus for evaluating signal propagation delays
Switch redundancy in systems with dual-star backplanes
Mobile terminal and method for displaying information
Architecture, system and method for testing resistive type memory
  Randomly Featured Patents
Transgenic plants expressing M. sexta protease inhibitor
Method of predicting a lifetime of filament in ion source and ion source device
Sunken receptacle unit with resilient receptacle retaining surface
Two-speed torque-splitting interaxle transfer case
Method and system for forming an oxynitride layer by performing oxidation and nitridation concurrently
Game controller for infants
Method and system for dynamically implementing an enterprise resource policy
Combinations of alkanoic hydrocarbyl dicarboxylic and carbocyclic alkanoic acids or salts useful as heat transfer fluid corrosion inhibitors
In-line lug brushing assembly
Liquid crystal display unit