Resources Contact Us Home
Timing circuit and method for a compilable DRAM

Image Number 4 for United States Patent #6538932.

A semiconductor memory is disclosed, the memory comprising: a memory cell adapted to store a bit; a wordline and a bitline coupled to the memory cell; a primary sense amplifier coupled to the bitline to receive a signal representing the stored bit when the wordline is active; a wordline driver coupled to activate the wordline; and a primary delay device adapted to produce a first delay selected from a range of selectable delays, the primary delay device adapted to compensate for signal propagation delay along the wordline.

  Recently Added Patents
Memory elements with increased write margin and soft error upset immunity
Method for treating hyperglycemia
Automatic adjustment of devices in a home entertainment system
Method and apparatus for a battery docking connector having reserve power for hot battery swap
Fibrous laminate interface for security coatings
Estimating stack distances
Cable sheath
  Randomly Featured Patents
Method of defining forbidden pitches for a lithography exposure tool
Product to reduce glycemic response of carbohydrate based foods
Insertion connection assembly
Kinescope driver with output load resistor coupled to kinescope cathode via two paths including a further resistor and a series coupled buffer amplifier and capacitor
Low offset, fast response voltage controlled current source and controlling method thereof
Semiconductor device with parylene coating
Identification scheme for splittable ribbon products
High pressure homogenizing pump having removable check valve modules
Pattern measurement apparatus and pattern measurement method
Multilanguage UI with localized resources