Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Timing circuit and method for a compilable DRAM










Image Number 4 for United States Patent #6538932.

A semiconductor memory is disclosed, the memory comprising: a memory cell adapted to store a bit; a wordline and a bitline coupled to the memory cell; a primary sense amplifier coupled to the bitline to receive a signal representing the stored bit when the wordline is active; a wordline driver coupled to activate the wordline; and a primary delay device adapted to produce a first delay selected from a range of selectable delays, the primary delay device adapted to compensate for signal propagation delay along the wordline.








 
 
  Recently Added Patents
Utilizing virtually stored media snapshots for rasterizing print jobs
IR(voltage) drop analysis in integrated circuit timing
Architectural panel with Tarwe and grass
Modified polyolefin resin for glass fiber treatment, surface-treated glass fiber, and fiber-reinforced polyolefin resin
Use of natural query events to improve online advertising campaigns
Fabrication method of packaging substrate having through-holed interposer embedded therein
Translucent internal graphics enhancement
  Randomly Featured Patents
Recognizing text at multiple orientations
Direct conversion circuit for radio frequency signals
Interlock system for bypass/isolation automatic transfer switch
Table
Device, system, and method of coordinating among multiple co-located wireless communication units
Outer casing mounted around a suspension rod
System and method for management of a predictive split cache for supporting FIFO queues
Anti-theft device for electronic apparatuses
Safety arrangement for a vehicle
Bronchoscopy oxygenation system