Resources Contact Us Home
Timing circuit and method for a compilable DRAM

Image Number 4 for United States Patent #6538932.

A semiconductor memory is disclosed, the memory comprising: a memory cell adapted to store a bit; a wordline and a bitline coupled to the memory cell; a primary sense amplifier coupled to the bitline to receive a signal representing the stored bit when the wordline is active; a wordline driver coupled to activate the wordline; and a primary delay device adapted to produce a first delay selected from a range of selectable delays, the primary delay device adapted to compensate for signal propagation delay along the wordline.

  Recently Added Patents
Systems and methods for providing live voicemail to a mobile handset
Collaborative computing community role mapping system and method
Method and apparatus for charging a power pack of a portable electronic device
Data management tool
Feature-based autocorrection
Novelty headband
Polar nematic compounds
  Randomly Featured Patents
Process for the preparation of dihydroxyanthraquinones
Integrated circuit wafer container
Collapsible support structure
Non-contact manipulating devices and methods
Electrical conductor
Fluorinated copolymers for hydrophobic and oleophobic treatment of building materials
Spraying device for bottles
Reinforced polyphenylene ether resin composition
Camera with portrait mode
Ingress monitoring system