Resources Contact Us Home
Timing circuit and method for a compilable DRAM

Image Number 4 for United States Patent #6538932.

A semiconductor memory is disclosed, the memory comprising: a memory cell adapted to store a bit; a wordline and a bitline coupled to the memory cell; a primary sense amplifier coupled to the bitline to receive a signal representing the stored bit when the wordline is active; a wordline driver coupled to activate the wordline; and a primary delay device adapted to produce a first delay selected from a range of selectable delays, the primary delay device adapted to compensate for signal propagation delay along the wordline.

  Recently Added Patents
Method for producing cathode active material for a lithium secondary battery
Schottky diode and method of manufacture
Heat transfer label for decorating a metal container
System for setting programmable parameters for an implantable hypertension treatment device
Combination photovoltaic and wind power generation installation
Double diffused metal oxide semiconductor device and manufacturing method thereof
Filler containing composition and process for production and use thereof
  Randomly Featured Patents
Optical system vibro-isolating apparatus
Electronic camera having solid-state image pickup device
Light emitting element with improved light extraction efficiency, light emitting device comprising the same, and fabricating method of the light emitting element and the light emitting device
Electrical plug lock out apparatus and method
Method and apparatus for checking and monitoring the accuracy of the movement of the carriage of a machine tool responsive to a predetermined operating program
Storage container for cryogenic liquids and methods of making same
Charge equalizing clock driver and other enhancements for time-of-flight depth sensing and other systems
Sweeping machine
Suspension systems and methods with independent stiffness and height tuning