Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Timing circuit and method for a compilable DRAM










Image Number 4 for United States Patent #6538932.

A semiconductor memory is disclosed, the memory comprising: a memory cell adapted to store a bit; a wordline and a bitline coupled to the memory cell; a primary sense amplifier coupled to the bitline to receive a signal representing the stored bit when the wordline is active; a wordline driver coupled to activate the wordline; and a primary delay device adapted to produce a first delay selected from a range of selectable delays, the primary delay device adapted to compensate for signal propagation delay along the wordline.








 
 
  Recently Added Patents
Load balancing for parallel tasks
Methods of prognosing a rheumatoid arthritis remission phenotype
Process for the preparation of morphinane analogues
Fast carrier allocation in multi-carrier systems
Computerized on-board system for controlling a train
Semiconductor device having a multilevel interconnect structure and method for fabricating the same
Treatment of diabetes with milk protein hydrolysate
  Randomly Featured Patents
Board game
Defl
Mucosal vascular addressins and uses thereof
Method for error correction in synchronized superposed operation of servomotors
System and method to improve IC fabrication through selective fusing
Hydrostatic clutch
MOS type circuit device
Wrist watch
Corkscrew opener
Crusher