Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Accessible network of performance index tables










Image Number 18 for United States Patent #6519640.

In each of the information processing apparatuses connected to each other via a network, there is arranged a quality of service (QOS) table to which functions and performance thereof are registered. When an information processing apparatus is additionally linked with the network, a QOS table thereof is automatically registered to a local directory of the network such that an agent converts the contents of the QOS table into service information to be supplied via a user interface to the user. Thanks to the operation, information of functions and performance of each information processing apparatus connected to the network is converted into service information for the user. Consequently, the user can much more directly receive necessary services.








 
 
  Recently Added Patents
System and method for performing image correction
Disk drive
ActRIIB proteins and variants and uses therefore relating to utrophin induction for muscular dystrophy therapy
Pausing a VoiceXML dialog of a multimodal application
Asynchronous loading of scripts in web pages
Method for producing carrier on which microorganisms capable of conducting multiple parallel mineralization are immobilized, column reactor and solid medium for cultivating plants
Method for generating optical codes for a print-context
  Randomly Featured Patents
Catalytic gas sensor
Zoom lens and information device
Image display system, image display apparatus, image providing apparatus and method thereof
Use of ionomers for sealing insulating materials
Interactive communication system for communicating video game and karaoke software
Process for the dyeing of water-insoluble thermoplastic polymers and polycondensates in the mass
Tricycle
Method and control system for limiting compressor capacity in a refrigeration system upon a recycle start
Reference gamma compensation voltage generation circuit
Modular multiplier apparatus with reduced critical path of arithmetic operation and method of reducing the critical path of arithmetic operation in arithmetic operation apparatus