Resources Contact Us Home
Arrangement relating to electronic circuitry

Image Number 3 for United States Patent #6501181.

The present invention relates to an arrangement in a multilayered electronic circuit. In a transition between two planar transmission lines, a compensating element is used to keep the average capacitance per length unit more constant during the transition. A via conductor the passes near an edge of a planar conductor pattern, the via conductor and the planar conductor having a mutual capacitive coupling within a predetermined range. A compensating conductor is formed between the planar conductor and the via conductor, which conductor is connected to the planar conductor by a compensating via. If the segment of the via conductor which belongs to the same via hole pattern as the compensating via is displaced, the compensating via is also displaced. The compensating planar pattern is then disconnected from the planar conductor. This improves yield in a given multilayer process.

  Recently Added Patents
Chemically resistant membranes, coatings and films and methods for their preparation
Solid-state image sensing apparatus and electronic apparatus
Integrated advance copper fuse combined with ESD/over-voltage/reverse polarity protection
Method and apparatus for sensing an input object relative to a sensing region of an ultrasound sensor device
Method and system for imaging a cross section of a specimen
Timing controller capable of removing surge signal and display apparatus including the same
High power fiber amplifier with stable output
  Randomly Featured Patents
Method to fabricate a three dimensional battery with a porous dielectric separator
Holographic mask for lithographic apparatus and device manufacturing method
Method and apparatus for composing multimedia documents
Image forming apparatus
De-fluoridation process
Adaptive gradient weighting technique for detector bad cell correction
Suction catheters with improved suction control valve
Removable member-holding device and image forming apparatus
Alkylation process with efficient effluent refrigeration
Integrated circuit having selectivity deposited silicon oxide spacer layer formed therein