Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Arrangement relating to electronic circuitry










Image Number 3 for United States Patent #6501181.

The present invention relates to an arrangement in a multilayered electronic circuit. In a transition between two planar transmission lines, a compensating element is used to keep the average capacitance per length unit more constant during the transition. A via conductor the passes near an edge of a planar conductor pattern, the via conductor and the planar conductor having a mutual capacitive coupling within a predetermined range. A compensating conductor is formed between the planar conductor and the via conductor, which conductor is connected to the planar conductor by a compensating via. If the segment of the via conductor which belongs to the same via hole pattern as the compensating via is displaced, the compensating via is also displaced. The compensating planar pattern is then disconnected from the planar conductor. This improves yield in a given multilayer process.








 
 
  Recently Added Patents
LED lamp including heat dissipator
Tone enhancement bracket
Display device and projector
Communication system and time synchronization method
Stereoscopic display
Matching geometry generation and display of mammograms and tomosynthesis images
Multilayered ceramic electronic component and fabrication method thereof
  Randomly Featured Patents
Data processing device that displays a setting screen for setting operations of a connected apparatus
Laminated glass with an electroconductive layer
Process and device for purification of aluminum by segregation
System and method for boot loading of programs within a host operating environment having one or more linked guest operating systems
Method of manufacturing a semiconductor package with elevated tub
Corrosion-resistant alloys
Bi-directional optical apparatus for altering an optically projected member
Field coil winding
Process for installing synthetic fiber diaphragms in chlor-alkali cell
Method and apparatus for cascade programming a chain of cores in an embedded environment