Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Magnetic random access memory having voltage control circuitry for maintaining sense lines at constant low voltages










Image Number 5 for United States Patent #6462982.

A matrix array of memory cells are located on intersections of word lines and sense lines. Each memory cell has a magnetoresistance element and a switching element which establishes a connection between a corresponding sense line and the magnetoresistance element when a corresponding word line is addressed. A number of sense circuits are respectively provided for the sense lines. Each sense circuit includes a capacitive element connected to the corresponding sense line and a switching element for applying a voltage to the capacitive element and causing it to discharge when the corresponding sense line is addressed. The voltage developed across the capacitive element of each sense circuit is used to produce a binary output signal representative of information stored in an address memory cell. A number of voltage control elements are provided for maintaining the sense lines at constant lower voltages regardless of higher voltages produced by the sense circuits.








 
 
  Recently Added Patents
Gaze tracking password input method and device utilizing the same
Flame retardant thermoplastic elastomers
System and method for detecting executable machine instructions in a data stream
Personalized location information for mobile devices
PCSK9 antagonists
Triazolylphenyl sulfonamides as serine/threonine kinase inhibitors
Capacitance sensing
  Randomly Featured Patents
Interior rearview mirror system for a vehicle
Torque Transmitting device
Dispensing container
Apparatus, system, and method for communicating control messages between a first device and a second device
Image forming apparatus
Polysiloxane coatings for surfaces
Prepaid charging in communication network
Thermoplastic polyester resin composition
Position detecting device with a microwave antenna arrangement and a method for the manufacture thereof
Two-stage self-cleaning silicon etch process