Resources Contact Us Home
Magnetic random access memory having voltage control circuitry for maintaining sense lines at constant low voltages

Image Number 5 for United States Patent #6462982.

A matrix array of memory cells are located on intersections of word lines and sense lines. Each memory cell has a magnetoresistance element and a switching element which establishes a connection between a corresponding sense line and the magnetoresistance element when a corresponding word line is addressed. A number of sense circuits are respectively provided for the sense lines. Each sense circuit includes a capacitive element connected to the corresponding sense line and a switching element for applying a voltage to the capacitive element and causing it to discharge when the corresponding sense line is addressed. The voltage developed across the capacitive element of each sense circuit is used to produce a binary output signal representative of information stored in an address memory cell. A number of voltage control elements are provided for maintaining the sense lines at constant lower voltages regardless of higher voltages produced by the sense circuits.

  Recently Added Patents
Electrical event detection device and method of detecting and classifying electrical power usage
Fuser member having composite outer layer
Variety corn line NPAA2675
High-resolution ranging and location finding using multicarrier signals
Identification of protected content in e-mail messages
Mobile terminal and method for displaying information
Method and apparatus for determining storage capacity error for a data storage device
  Randomly Featured Patents
Wireless device for group access and management
Method for forming a substantially uniform array of sharp tips
Burners for soaking pit furnaces
Device identification coding of inter-integrated circuit slave devices
Sliding member for regulator assembly
Lipoprotein fractionation
Control method and apparatus for receiving optical signal
Use for 1,3-propanediol derivatives
Hand light
Molding methods including movable core pin support