Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Process for fabricating a aligned LDD transistor










Image Number 3 for United States Patent #6436776.

A shallow impurity diffusion layer adjacent to a gate electrode is formed by forming a side-wall insulating film of the gate electrode twice, and a MOS transistor of the salicide type having improved short-channel effect is embodied. An impurity diffusion layer portion not adjacent to a gate electrode of a source/drain region is formed first by self-alignment with a first side-wall insulating film. After an impurity diffusion layer adjacent to the gate electrode is formed by self-alignment with the gate electrode, a second side-wall insulating film is formed. Silicide films are formed on the gate electrode and source/drain region by self-alignment with the second side-wall insulating film.








 
 
  Recently Added Patents
Discharge lamp comprising coated electrode
Plant disease control composition and its use
Customizing a range of acceptable tape dimensional stability write conditions
Mechanisms for marking the orientation of a sawed die
Method for producing an adhesive fastening element made of plastic
Detecting the type of NAT firewall using messages
Process for recovering and recycling an acid catalyst
  Randomly Featured Patents
Method and apparatus for the removal of carbon dioxide from a gas stream
Recording medium and recording apparatus
Probabilistic map for a building
Non-slip spring clamp contact
Dynamic telephone configuration
Automotive ultraviolet protection
Portable communicator
Automatic feed and rotational speed control system of a hydraulic motor operated drill
Method of producing L-serine by fermentation
Indicator bar for automobile radio