Resources Contact Us Home
Process for fabricating a aligned LDD transistor

Image Number 3 for United States Patent #6436776.

A shallow impurity diffusion layer adjacent to a gate electrode is formed by forming a side-wall insulating film of the gate electrode twice, and a MOS transistor of the salicide type having improved short-channel effect is embodied. An impurity diffusion layer portion not adjacent to a gate electrode of a source/drain region is formed first by self-alignment with a first side-wall insulating film. After an impurity diffusion layer adjacent to the gate electrode is formed by self-alignment with the gate electrode, a second side-wall insulating film is formed. Silicide films are formed on the gate electrode and source/drain region by self-alignment with the second side-wall insulating film.

  Recently Added Patents
Non-volatile semiconductor memory and data processing method in non-volatile semiconductor memory
Methods and systems for automated segmentation of dense cell populations
Fluid handling structure, a lithographic apparatus and a device manufacturing method
System and method for employing signoff-quality timing analysis information concurrently in multiple scenarios to reduce dynamic power in an electronic circuit and an apparatus incorporating t
Guitar strap attachment means
Device and method for generating soft tissue contrast images
Systems and methods for providing live voicemail to a mobile handset
  Randomly Featured Patents
Pipe joint break-out device
Instrument for measurement of the organic carbon content of water
Method for reading out signal charges from an image sensor having different exposure times
Off-hook telephone sensing system
Construction toy component
Method of manufacturing boards having a homogeneous decorative surface layer comprising an electron-beam cured varnish
Sealing arrangement
Water insoluble composition of an aldoxime extractant and an equilibrium modifier
Separation media slurry tank
Method and system for detecting data congestion and applying a cell reselection offset