Resources Contact Us Home
Process for fabricating a aligned LDD transistor

Image Number 11 for United States Patent #6436776.

A shallow impurity diffusion layer adjacent to a gate electrode is formed by forming a side-wall insulating film of the gate electrode twice, and a MOS transistor of the salicide type having improved short-channel effect is embodied. An impurity diffusion layer portion not adjacent to a gate electrode of a source/drain region is formed first by self-alignment with a first side-wall insulating film. After an impurity diffusion layer adjacent to the gate electrode is formed by self-alignment with the gate electrode, a second side-wall insulating film is formed. Silicide films are formed on the gate electrode and source/drain region by self-alignment with the second side-wall insulating film.

  Recently Added Patents
Preserving user applied markings made to a hardcopy original document
Matching engine for comparing data feeds with user profile criteria
Process for preparing MDA via the stage of the aminal
Methods and systems for sending messages regarding an emergency that occurred at a facility
Electrode binder composition, electrode slurry, electrode, and electrical storage device
Processing abstract derived entities defined in a data abstraction model
Fuel cell module
  Randomly Featured Patents
Detersive system and low foaming aqueous surfactant solutions containing a mono(C.sub.1-4 alkyl)-di(C.sub.6-20) alkylamine oxide compound
Method of estimating a life of ball screw included in electric injection molding machine and life estimating system
Printhead having laminated ejection fluid distributors
Sulfur additives for paving binders and manufacturing methods
FIN-FET device and method and integrated circuits using such
Cylindrical blades for axial steam turbines
Transportable hopper and tank assembly
Device and method for fluidic coupling of fluidic conduits to a microfluidic chip, and uncoupling thereof
Printer stand or the like