Resources Contact Us Home
Process for fabricating a aligned LDD transistor

Image Number 11 for United States Patent #6436776.

A shallow impurity diffusion layer adjacent to a gate electrode is formed by forming a side-wall insulating film of the gate electrode twice, and a MOS transistor of the salicide type having improved short-channel effect is embodied. An impurity diffusion layer portion not adjacent to a gate electrode of a source/drain region is formed first by self-alignment with a first side-wall insulating film. After an impurity diffusion layer adjacent to the gate electrode is formed by self-alignment with the gate electrode, a second side-wall insulating film is formed. Silicide films are formed on the gate electrode and source/drain region by self-alignment with the second side-wall insulating film.

  Recently Added Patents
Article based on a composition containing a crosslinked blend of elastomers
Method and apparatus for error correction in MBMS receipt system
Circuit arrangement and method for operating a circuit arrangement
Plasma panel based radiation detector
Distylium plant named `PIIDIST-I`
Method and apparatus for band switching in wireless local access network
Polymeric structures comprising a siloxane
  Randomly Featured Patents
Braking device particularly for skates
Electrochemical biosensor analysis system
Data authentication circuit, battery pack and portable electronic device
Ferroelectric memory
Device tag for display of electrical devices
Fixture for multi-layered ceramic package assembly
Bracelet donning assistance device
Connecting structure between a liquidizer switch and a circuit board
Method for potting or casting inorganic hollow fiber membranes into tube sheets