Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Process for fabricating a aligned LDD transistor










Image Number 10 for United States Patent #6436776.

A shallow impurity diffusion layer adjacent to a gate electrode is formed by forming a side-wall insulating film of the gate electrode twice, and a MOS transistor of the salicide type having improved short-channel effect is embodied. An impurity diffusion layer portion not adjacent to a gate electrode of a source/drain region is formed first by self-alignment with a first side-wall insulating film. After an impurity diffusion layer adjacent to the gate electrode is formed by self-alignment with the gate electrode, a second side-wall insulating film is formed. Silicide films are formed on the gate electrode and source/drain region by self-alignment with the second side-wall insulating film.








 
 
  Recently Added Patents
Providing a feedback loop in a low latency serial interconnect architecture
Display screen of a mobile terminal or portion thereof with a graphical user interface
Method and apparatus for managing backup channel in multi-channel environment
Signal transfer apparatus
Pipette device
3D structured memory devices and methods for manufacturing thereof
Semiconductor device and method of manufacturing the same
  Randomly Featured Patents
Spanner with sleeve having teeth and smooth portion
Response measurement device
Airbag fastener
Fault detector for an alternator
Container
Device call notification extension
Manufacture of hollow articles
Adjustable motor-driven hospital bed having a housing for part of the bed superstructure
Sucker rod tool
Collapsible tree stand