Resources Contact Us Home
Process for fabricating a aligned LDD transistor

Image Number 10 for United States Patent #6436776.

A shallow impurity diffusion layer adjacent to a gate electrode is formed by forming a side-wall insulating film of the gate electrode twice, and a MOS transistor of the salicide type having improved short-channel effect is embodied. An impurity diffusion layer portion not adjacent to a gate electrode of a source/drain region is formed first by self-alignment with a first side-wall insulating film. After an impurity diffusion layer adjacent to the gate electrode is formed by self-alignment with the gate electrode, a second side-wall insulating film is formed. Silicide films are formed on the gate electrode and source/drain region by self-alignment with the second side-wall insulating film.

  Recently Added Patents
Precision geolocation of moving or fixed transmitters using multiple observers
Protein kinase C inhibitors and uses thereof
Scanned image projection system employing intermediate image plane
Electronic device
Process for the production of alcohol
DFPase enzymes from Aplysia californica
Method of processing data and display apparatus for performing the method
  Randomly Featured Patents
Tactile alerting bracelet
Electronic organizer
Variable clamp equalization method and apparatus
Travel cup
Holder and display device
Combined exercise platform
Liquid spray gun accessories
Ablation catheter and method for isolating a pulmonary vein
Electrical connector assembly
Signal lamp device