Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Process for fabricating a aligned LDD transistor










Image Number 10 for United States Patent #6436776.

A shallow impurity diffusion layer adjacent to a gate electrode is formed by forming a side-wall insulating film of the gate electrode twice, and a MOS transistor of the salicide type having improved short-channel effect is embodied. An impurity diffusion layer portion not adjacent to a gate electrode of a source/drain region is formed first by self-alignment with a first side-wall insulating film. After an impurity diffusion layer adjacent to the gate electrode is formed by self-alignment with the gate electrode, a second side-wall insulating film is formed. Silicide films are formed on the gate electrode and source/drain region by self-alignment with the second side-wall insulating film.








 
 
  Recently Added Patents
Stretchable elastic laminate having increased CD elongation zones and method of production
Semiconductor apparatus
Substituted bicyclic HCV inhibitors
Processing abstract derived entities defined in a data abstraction model
ESD protection circuit and ESD protection device thereof
Optical article comprising a temporary anti-fogging coating with improved durability
Small molecule inhibitors of kynurenine-3-monooxygenase
  Randomly Featured Patents
Anergy genes
Jerky product and method of producing the same
Storm window construction
Method, apparatus and system for platform identity binding in a network node
Method of introducing a baseline measurement into electronic positioning apparatus
Method for separating the cellular components of blood samples
Method for fabricating a short channel field-effect transistor
Construction of a drumshell
System and method for dispatch roaming registration
Smooth bore, chordal transit-time ultrasonic meter and method