Resources Contact Us Home
Delay locked loop for use in semiconductor memory device

Image Number 3 for United States Patent #6434062.

It is provided a delay locked loop for obtaining a reduced jitter and a stable time delay adjustment to thereby perform a bi-directional time delay with a small area even at low frequency applications. The delay locked loop includes an input unit for receiving a clock signal and a non-clock signal and comparing received signals to produce an internal clock signal, a controller for receiving the internal clock to produce a control signal, a bi-directional oscillator, responsive to the control signal from the control means, for performing a ring oscillation in a first or second direction and fulfilling an addition and subtraction adjustment function for a time delay, a counter for receiving an output signal of the bi-directional oscillator and counting the number that the signal is passed therethrough, and an AND gate for performing a combination operation on the outputs of the bi-directional oscillating means and the counting means, to produce the result as a final internal clock signal.

  Recently Added Patents
Terminal device and image printing method
Battery terminal with current sensor
Transferases and oxidoreductases, nucleic acids encoding them and methods for making and using them
Thermosensitive recording medium
Semiconductor memory device, method of controlling read preamble signal thereof, and data transmission method
Packet transmission system and fault recovery method
Highly detectable pilot structure
  Randomly Featured Patents
Trim for recessed lighting fixture or the like
Brooch or the like
Process for the preparation of 8-hydroxyquinoline
Convergence system for a multi-beam electron gun
Information processing apparatus and method
Fully retractable captive screw
Concrete slab foundation and method of construction
Twin-type slewing crane
Video disc player having stylus cleaning apparatus
High strength dissolvable structures for use in a subterranean well