Resources Contact Us Home
Delay locked loop for use in semiconductor memory device

Image Number 3 for United States Patent #6434062.

It is provided a delay locked loop for obtaining a reduced jitter and a stable time delay adjustment to thereby perform a bi-directional time delay with a small area even at low frequency applications. The delay locked loop includes an input unit for receiving a clock signal and a non-clock signal and comparing received signals to produce an internal clock signal, a controller for receiving the internal clock to produce a control signal, a bi-directional oscillator, responsive to the control signal from the control means, for performing a ring oscillation in a first or second direction and fulfilling an addition and subtraction adjustment function for a time delay, a counter for receiving an output signal of the bi-directional oscillator and counting the number that the signal is passed therethrough, and an AND gate for performing a combination operation on the outputs of the bi-directional oscillating means and the counting means, to produce the result as a final internal clock signal.

  Recently Added Patents
5-lipoxygenase-activating protein (FLAP) inhibitors
Profile-based user access to a network management system
Wire guide
Multi-carrier operation for wireless systems
Charge domain filter and method thereof
Particulate filter with hydrogen sulphide block function
Surface acoustic wave resonator for down-hole applications
  Randomly Featured Patents
Pruning saw
Image interpolating method
Separation membrane for fuel battery and process for producing the same
Geranium named Eclipse Light Salmon
Pocketed tee shirt
Apparatus for drying air
Work holding device
Downhole thermoacoustic device
Cold air super-charged internal combustion engine, working cycle and method
Servomotor velocity control system