Resources Contact Us Home
Delay locked loop for use in semiconductor memory device

Image Number 3 for United States Patent #6434062.

It is provided a delay locked loop for obtaining a reduced jitter and a stable time delay adjustment to thereby perform a bi-directional time delay with a small area even at low frequency applications. The delay locked loop includes an input unit for receiving a clock signal and a non-clock signal and comparing received signals to produce an internal clock signal, a controller for receiving the internal clock to produce a control signal, a bi-directional oscillator, responsive to the control signal from the control means, for performing a ring oscillation in a first or second direction and fulfilling an addition and subtraction adjustment function for a time delay, a counter for receiving an output signal of the bi-directional oscillator and counting the number that the signal is passed therethrough, and an AND gate for performing a combination operation on the outputs of the bi-directional oscillating means and the counting means, to produce the result as a final internal clock signal.

  Recently Added Patents
Apparatus and method for masking a clock signal
Method and system for filtering noises in an image scanned by charged particles
Method of operating a split gate flash memory cell with coupling gate
Stacked structure and stacked method for three-dimensional chip
Centralized behavioral information system
Permanent magnet axial field zeeman slower
  Randomly Featured Patents
Composition with latent reactive catalyst
Laminar water jet with pliant member
Activity monitor and six-minute walk test for depression and CHF patients
Hot-swappable high speed point-to-point interface
Separation of 3-methyl-2-butanol from 1-butanol by extractive distillation
Video game controller
Process for making grained and foamed plastic article
Apparatus for removal of oil films from water
Belt buckle knife
Process for applying material to a component, a fiber and a fiber mat