Resources Contact Us Home
Delay locked loop for use in semiconductor memory device

Image Number 3 for United States Patent #6434062.

It is provided a delay locked loop for obtaining a reduced jitter and a stable time delay adjustment to thereby perform a bi-directional time delay with a small area even at low frequency applications. The delay locked loop includes an input unit for receiving a clock signal and a non-clock signal and comparing received signals to produce an internal clock signal, a controller for receiving the internal clock to produce a control signal, a bi-directional oscillator, responsive to the control signal from the control means, for performing a ring oscillation in a first or second direction and fulfilling an addition and subtraction adjustment function for a time delay, a counter for receiving an output signal of the bi-directional oscillator and counting the number that the signal is passed therethrough, and an AND gate for performing a combination operation on the outputs of the bi-directional oscillating means and the counting means, to produce the result as a final internal clock signal.

  Recently Added Patents
Methods and systems for testing methods in a multi-tenant database environment
Cell separation apparatus
Sword-shaped toy
Cache management system and method
System, method and apparatus for clientless two factor authentication in VoIP networks
System and method for delivering adaptively multi-media content through a network
Input circuit in high speed counter module in PLC
  Randomly Featured Patents
Pressure dependent dust control filter compressed air reversed flushing control system
Socketless separable connector
Gait generation device for legged mobile robot
Semiconductor device and method of manufacturing the same
Manhole extender ring system and method of use
Hydrotreating catalyst and a method for preparing the catalyst
Distributed 4-bits diagonal interleaved parity (DIP4) checker
Lever switch
Grooved roller electrode for a resectoscope
Nuclear reactors