Resources Contact Us Home
Delay locked loop for use in semiconductor memory device

Image Number 3 for United States Patent #6434062.

It is provided a delay locked loop for obtaining a reduced jitter and a stable time delay adjustment to thereby perform a bi-directional time delay with a small area even at low frequency applications. The delay locked loop includes an input unit for receiving a clock signal and a non-clock signal and comparing received signals to produce an internal clock signal, a controller for receiving the internal clock to produce a control signal, a bi-directional oscillator, responsive to the control signal from the control means, for performing a ring oscillation in a first or second direction and fulfilling an addition and subtraction adjustment function for a time delay, a counter for receiving an output signal of the bi-directional oscillator and counting the number that the signal is passed therethrough, and an AND gate for performing a combination operation on the outputs of the bi-directional oscillating means and the counting means, to produce the result as a final internal clock signal.

  Recently Added Patents
Per-request control of DNS behavior
Information-provision control method, information reproduction system, information-provision apparatus, information reproduction apparatus and information-presentation control program
Fused thiazole derivatives as kinase inhibitors
Managing imaging of computing devices
Flexible quantization
Proton conducting electrolytes with cross-linked copolymer additives for use in fuel cells
High conductive water-based silver ink
  Randomly Featured Patents
Sulfonamido- and sulfonamidocarbonylpyridine-2-carboxamides and their pyridine-n-oxides, process for their preparation and their use as pharmaceuticals
Arrangement for digital tone distribution
Device for locating a moving body having a response unit
Adaptive filter system having mixed fixed point or floating point and block scale floating point operators
Automated document processing system using full image scanning
Potentiometer retention mechanism and method of mounting
Test system for automatic testing of insulation resistance, capacitance and attenuation of each contact pair in a filter pin connector
Image recording apparatus for microscopes
Semiconductor SiCl light source and a method of manufacturing same
Nitrile containing perfluoropolyether-perfluoroelastomer blends