Resources Contact Us Home
Delay locked loop for use in semiconductor memory device

Image Number 3 for United States Patent #6434062.

It is provided a delay locked loop for obtaining a reduced jitter and a stable time delay adjustment to thereby perform a bi-directional time delay with a small area even at low frequency applications. The delay locked loop includes an input unit for receiving a clock signal and a non-clock signal and comparing received signals to produce an internal clock signal, a controller for receiving the internal clock to produce a control signal, a bi-directional oscillator, responsive to the control signal from the control means, for performing a ring oscillation in a first or second direction and fulfilling an addition and subtraction adjustment function for a time delay, a counter for receiving an output signal of the bi-directional oscillator and counting the number that the signal is passed therethrough, and an AND gate for performing a combination operation on the outputs of the bi-directional oscillating means and the counting means, to produce the result as a final internal clock signal.

  Recently Added Patents
Device for dispensing a fluid product
System and method for delivery of voicemails to handheld devices
Screen protector film
Base station and receiving method
System and method of conducting games of chance with enhanced payouts based on cash in amount
Method and apparatus for suppressing duplicate alarms
Particulate delivery vehicles for embryoid bodies
  Randomly Featured Patents
Trucking board game apparatus and method
Apparatus for packaging flat flexible workpieces, particularly bags or sacks, in enveloping bags
Outdoor grill
LED lamp
Baffle array for heat exchange apparatus
Liquid chromatography column
Water-soluble electrically conductive polymers
Intelligent network address translator and methods for network address translation
Bone fastener
Semiconductor device