Resources Contact Us Home
Delay locked loop for use in semiconductor memory device

Image Number 3 for United States Patent #6434062.

It is provided a delay locked loop for obtaining a reduced jitter and a stable time delay adjustment to thereby perform a bi-directional time delay with a small area even at low frequency applications. The delay locked loop includes an input unit for receiving a clock signal and a non-clock signal and comparing received signals to produce an internal clock signal, a controller for receiving the internal clock to produce a control signal, a bi-directional oscillator, responsive to the control signal from the control means, for performing a ring oscillation in a first or second direction and fulfilling an addition and subtraction adjustment function for a time delay, a counter for receiving an output signal of the bi-directional oscillator and counting the number that the signal is passed therethrough, and an AND gate for performing a combination operation on the outputs of the bi-directional oscillating means and the counting means, to produce the result as a final internal clock signal.

  Recently Added Patents
Secure checkout and challenge systems and methods
Hydrophobic carbon black intermediate transfer components
Methods for preparing conjugates
Phosphor and light emitting device
Methods of generating three-dimensional process window qualification
Boat ventilation hatch cover
Cosmetic composition containing polyglycerol partial ester
  Randomly Featured Patents
N-formyl hydroxylamine derivatives as antibacterial agents
Modified clostridial toxins with enhanced translocation capability and enhanced targeting activity
High level graphics stream
Stabilizers for polyvinyl chloride
Structural foam swimming pool wall and brace and method of erecting same
Thin film transistor array panel and method for manufacturing the same
Method for mobile node registration management
Wet dual clutch transmission control system