Resources Contact Us Home
Delay locked loop for use in semiconductor memory device

Image Number 3 for United States Patent #6434062.

It is provided a delay locked loop for obtaining a reduced jitter and a stable time delay adjustment to thereby perform a bi-directional time delay with a small area even at low frequency applications. The delay locked loop includes an input unit for receiving a clock signal and a non-clock signal and comparing received signals to produce an internal clock signal, a controller for receiving the internal clock to produce a control signal, a bi-directional oscillator, responsive to the control signal from the control means, for performing a ring oscillation in a first or second direction and fulfilling an addition and subtraction adjustment function for a time delay, a counter for receiving an output signal of the bi-directional oscillator and counting the number that the signal is passed therethrough, and an AND gate for performing a combination operation on the outputs of the bi-directional oscillating means and the counting means, to produce the result as a final internal clock signal.

  Recently Added Patents
Configuring a computer system for a software package installation
IP phone routing and call initiation based on location information
Method of replicating a symbol in a game matrix
Porphyromonas gingivalis polypeptides and nucleotides
MAC structure with packet-quasi-static blocks and ARQ
Array substrate, display panel and display device having the same, and method thereof
Beverage bottle
  Randomly Featured Patents
Instrument panel mounting structure
Monochrome liquid crystal display having higher spaces in pixel area than in peripheral area and production method therefor
Magnetically driven underwater pulse generator
Starting circuit for single-phase AC motor
Method of producing an optical cable with an excessive length of the optical waveguides
Rotary dressing roller and method and apparatus for dressing cup-shaped grinding wheels
Phosphor-based display
Sintered body electrode and solid electrolytic capacitor using the electrode
Fitting for penetration through fire rated barriers
Method and device for generating and for validating a digital message and application of such a device