Resources Contact Us Home
Delay locked loop for use in semiconductor memory device

Image Number 3 for United States Patent #6434062.

It is provided a delay locked loop for obtaining a reduced jitter and a stable time delay adjustment to thereby perform a bi-directional time delay with a small area even at low frequency applications. The delay locked loop includes an input unit for receiving a clock signal and a non-clock signal and comparing received signals to produce an internal clock signal, a controller for receiving the internal clock to produce a control signal, a bi-directional oscillator, responsive to the control signal from the control means, for performing a ring oscillation in a first or second direction and fulfilling an addition and subtraction adjustment function for a time delay, a counter for receiving an output signal of the bi-directional oscillator and counting the number that the signal is passed therethrough, and an AND gate for performing a combination operation on the outputs of the bi-directional oscillating means and the counting means, to produce the result as a final internal clock signal.

  Recently Added Patents
Powder for layerwise manufacturing of objects
Non-aqueous electrolyte battery
Communication apparatus, and method and program for controlling same
Method for generating multi-antenna signals
Memory device and method for repairing a semiconductor memory
Non-disruptive configuration of a virtualization controller in a data storage system
Stable nanoemulsions for ultrasound-mediated drug delivery and imaging
  Randomly Featured Patents
Bathing brush fabrication method
Threader for sewing machine
Epoxy resin-basin composite material
Alarm suspend system
Hook for attaching to a corporeal lumen and method of manufacturing
Methods and apparatus for characterizing polynucleotides
Method and apparatus for recording physiologic signals
Parallel gripper
Oxadiazolyl intermediates
Electrical conduit defect location