Resources Contact Us Home
Delay locked loop for use in semiconductor memory device

Image Number 3 for United States Patent #6434062.

It is provided a delay locked loop for obtaining a reduced jitter and a stable time delay adjustment to thereby perform a bi-directional time delay with a small area even at low frequency applications. The delay locked loop includes an input unit for receiving a clock signal and a non-clock signal and comparing received signals to produce an internal clock signal, a controller for receiving the internal clock to produce a control signal, a bi-directional oscillator, responsive to the control signal from the control means, for performing a ring oscillation in a first or second direction and fulfilling an addition and subtraction adjustment function for a time delay, a counter for receiving an output signal of the bi-directional oscillator and counting the number that the signal is passed therethrough, and an AND gate for performing a combination operation on the outputs of the bi-directional oscillating means and the counting means, to produce the result as a final internal clock signal.

  Recently Added Patents
DRAM refresh method and system
Visual universal decryption apparatus and methods
Wild card auto completion
Lighting fixture
High-voltage AC light-emitting diode structure
Aspect ratio enhancement
Signal phase-based location of network nodes
  Randomly Featured Patents
Active no-break power transfer control for a VSCF power generating system
Anti-tangle spaced stiffeners for elongated flexible members
Processor power management associated with workloads
Environmental condition sensor
Faucet escutcheon
Container lid
Method for bonding a semiconductor substrate to a metal substrate
Integrated spiral inductor
Image processing apparatus, image forming apparatus, image reading apparatus, and image processing method
Printing machine with mandrel wheel skip-print verification and response