Resources Contact Us Home
Delay locked loop for use in semiconductor memory device

Image Number 3 for United States Patent #6434062.

It is provided a delay locked loop for obtaining a reduced jitter and a stable time delay adjustment to thereby perform a bi-directional time delay with a small area even at low frequency applications. The delay locked loop includes an input unit for receiving a clock signal and a non-clock signal and comparing received signals to produce an internal clock signal, a controller for receiving the internal clock to produce a control signal, a bi-directional oscillator, responsive to the control signal from the control means, for performing a ring oscillation in a first or second direction and fulfilling an addition and subtraction adjustment function for a time delay, a counter for receiving an output signal of the bi-directional oscillator and counting the number that the signal is passed therethrough, and an AND gate for performing a combination operation on the outputs of the bi-directional oscillating means and the counting means, to produce the result as a final internal clock signal.

  Recently Added Patents
System and method for receiving MBMS broadcasting service
Methods and systems for creating a tail risk hedge index and trading derivative products based thereon
Assigning runtime artifacts to software components
Wound dressings
Novelty snacks and method of manufacture of same
Gangable electrical box and leveling assembly
High-speed comparator with asymmetric frequency response
  Randomly Featured Patents
Method of recognizing a code
Compound semiconductor Hall effect element
Motion detecting circuit for video image
Laminating apparatus
Structure for supporting air filter
Hydrated zinc stannate sols, coating compositions and optical elements
Electrical switch
Toroidal low-field reactive gas source
Multilayer wiring board assembly, multilayer wiring board assembly component and method of manufacture thereof
Facsimile and information processing apparatus