Resources Contact Us Home
Semiconductor integrated circuit device and its manufacturing method

Image Number 5 for United States Patent #6429521.

On a semiconductor substrate, there are formed a first macro cell having wiring layers of three layers each formed of a metal wiring layer (for example, an aluminum wiring) and a second macro cell having wiring layers of three layers each formed of a metal wiring layer similar to the first macro cell. The first macro cell is formed to have a wiring structure of three wiring layers though the originally necessary number of metal wiring layers is two. The metal wiring layer of each layer on the first macro cell is formed of the same material as the metal wiring layer of the corresponding each layer on the second macro cell. Moreover, the metal wiring layer of each layer is formed to have the same film thickness. In order to connect the first and second macro cells to each other, a macro interconnection wiring is formed to be included in the third wiring layer (uppermost wiring layer).

  Recently Added Patents
Gas analyzer for measuring at least two components of a gas
Apparatus and method of controlling transmission in reverse direction
Memory pattern searching via displaced-read memory addressing
KDR and VEGF/KDR binding peptides and their use in diagnosis and therapy
Double-sided hook push-chip type tubular member clamp
Automated patient-specific bone-implant biomechanical analysis
  Randomly Featured Patents
Semiconductor device
Stacked configuration for integrated circuit devices
Material separator
Surface control of well annulus pressure
Passenger side airbag module having lengthened reaction canister
Method and apparatus for processing navigation data in position determination
Lamp with integrated electronic module
Automatic delay technique for early read and write operations in synchronous dynamic random access memories
Rare earth-containing permanent magnets
Prevention and treatment of cardiovascular pathologies with tamoxifen analogues