Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor integrated circuit device and its manufacturing method










Image Number 5 for United States Patent #6429521.

On a semiconductor substrate, there are formed a first macro cell having wiring layers of three layers each formed of a metal wiring layer (for example, an aluminum wiring) and a second macro cell having wiring layers of three layers each formed of a metal wiring layer similar to the first macro cell. The first macro cell is formed to have a wiring structure of three wiring layers though the originally necessary number of metal wiring layers is two. The metal wiring layer of each layer on the first macro cell is formed of the same material as the metal wiring layer of the corresponding each layer on the second macro cell. Moreover, the metal wiring layer of each layer is formed to have the same film thickness. In order to connect the first and second macro cells to each other, a macro interconnection wiring is formed to be included in the third wiring layer (uppermost wiring layer).








 
 
  Recently Added Patents
Determination of statistical upper bound for estimate of noise power spectral density
Air scent dispenser
Switchable solvents and methods of use thereof
Control method of LPI lamp for LPI vehicle and logic therefor
Communication system and data transmission method thereof
Systems and methods for switching supply load current estimation
Peer to peer (P2P) missing fields and field valuation feedback
  Randomly Featured Patents
Plastic fuel tank
Ink jet head and manufacturing method thereof, and ink jet apparatus with ink jet head
Pet bed
Cloth holding device
Utility pole and tree climbing aid
Heat dissipation device
Method and apparatus for producing single-wall carbon nanotubes
Systems and methods for microphone localization
Method and system for preventing transmission loops in a label switching domain
Automobile tire