Resources Contact Us Home
Semiconductor integrated circuit device and its manufacturing method

Image Number 5 for United States Patent #6429521.

On a semiconductor substrate, there are formed a first macro cell having wiring layers of three layers each formed of a metal wiring layer (for example, an aluminum wiring) and a second macro cell having wiring layers of three layers each formed of a metal wiring layer similar to the first macro cell. The first macro cell is formed to have a wiring structure of three wiring layers though the originally necessary number of metal wiring layers is two. The metal wiring layer of each layer on the first macro cell is formed of the same material as the metal wiring layer of the corresponding each layer on the second macro cell. Moreover, the metal wiring layer of each layer is formed to have the same film thickness. In order to connect the first and second macro cells to each other, a macro interconnection wiring is formed to be included in the third wiring layer (uppermost wiring layer).

  Recently Added Patents
Image processing apparatus and image processing method
Use of natriuretic peptide for treating heart failure
Pre-colored methodology of multiple patterning
Universal handle extension for unloading butterfly valve for tank trailer or other vehicle
Integrated wire carrier for electrode array
Small molecule inhibitors of kynurenine-3-monooxygenase
Method and apparatus for cutting high quality internal features and contours
  Randomly Featured Patents
Data collection system and method for reducing latency
Safety hypodermic syringe
Three-dimensional image recording/reconstructing method and apparatus therefor
Workpiece transport apparatus
Method and apparatus for implementing call processing in packet telephony networks
Method for finding the position of a communications device, and a communications device for carrying out the method
Analog sampling processor
Optical profiler for films and substrates
Valve-stem mountable tire pressure gauge