Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor integrated circuit device and its manufacturing method










Image Number 5 for United States Patent #6429521.

On a semiconductor substrate, there are formed a first macro cell having wiring layers of three layers each formed of a metal wiring layer (for example, an aluminum wiring) and a second macro cell having wiring layers of three layers each formed of a metal wiring layer similar to the first macro cell. The first macro cell is formed to have a wiring structure of three wiring layers though the originally necessary number of metal wiring layers is two. The metal wiring layer of each layer on the first macro cell is formed of the same material as the metal wiring layer of the corresponding each layer on the second macro cell. Moreover, the metal wiring layer of each layer is formed to have the same film thickness. In order to connect the first and second macro cells to each other, a macro interconnection wiring is formed to be included in the third wiring layer (uppermost wiring layer).








 
 
  Recently Added Patents
Touchscreen with Z-velocity enhancement
Inspection tool for top guides of a boiling water reactor
Managing multiple web services on a single device
Composition for enhancing memory and mitigating neurodegeneration and method thereof
Communication apparatus, communication method, and communication system
High-density fiber optic modules and module housings and related equipment
Front portion of a vehicle, toy, and/or replicas thereof
  Randomly Featured Patents
Baling chamber having adjustable cross section
Telephone cords
Method for controlling the flow of coating material
Helical osteosynthetic implant
Parasitic helminth p4 proteins
Gas turbine power plant with air reservoir and method of operation
Communique subscriber handoff between a narrowcast cellular communication network and a point-to-point cellular communication network
Self-timed semiconductor integrated circuit device
Overtemperature and overcurrent resistor fuse
Lithographic apparatus and positioning apparatus