Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor integrated circuit device and its manufacturing method










Image Number 5 for United States Patent #6429521.

On a semiconductor substrate, there are formed a first macro cell having wiring layers of three layers each formed of a metal wiring layer (for example, an aluminum wiring) and a second macro cell having wiring layers of three layers each formed of a metal wiring layer similar to the first macro cell. The first macro cell is formed to have a wiring structure of three wiring layers though the originally necessary number of metal wiring layers is two. The metal wiring layer of each layer on the first macro cell is formed of the same material as the metal wiring layer of the corresponding each layer on the second macro cell. Moreover, the metal wiring layer of each layer is formed to have the same film thickness. In order to connect the first and second macro cells to each other, a macro interconnection wiring is formed to be included in the third wiring layer (uppermost wiring layer).








 
 
  Recently Added Patents
Targeting agents for enhancing radiation therapy
Data security for dynamic random access memory using body bias to clear data at power-up
Lens driving device
Systems and methods for providing a video playlist
Probiotic enriched and low organic acid food products
Translucent internal graphics enhancement
Base station synchronization for a single frequency network
  Randomly Featured Patents
Damped check valve for fluid injector system
High efficiency blower
Tire tread
Pneumatic sealing wheel
High temperature corrosion and erosion resistant electrode
Christmas ornament
Outdoor fireplace
Method for detecting low concentration gas
Structure for collecting leaking oil in compressor
Contactless interfacing of test signals with a device under test