Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor integrated circuit device and its manufacturing method










Image Number 5 for United States Patent #6429521.

On a semiconductor substrate, there are formed a first macro cell having wiring layers of three layers each formed of a metal wiring layer (for example, an aluminum wiring) and a second macro cell having wiring layers of three layers each formed of a metal wiring layer similar to the first macro cell. The first macro cell is formed to have a wiring structure of three wiring layers though the originally necessary number of metal wiring layers is two. The metal wiring layer of each layer on the first macro cell is formed of the same material as the metal wiring layer of the corresponding each layer on the second macro cell. Moreover, the metal wiring layer of each layer is formed to have the same film thickness. In order to connect the first and second macro cells to each other, a macro interconnection wiring is formed to be included in the third wiring layer (uppermost wiring layer).








 
 
  Recently Added Patents
Discharge lamp comprising coated electrode
Direct mode adapter based shortcut for FCoE data transfer
Stabilised prostaglandin composition
Method and system for parallelizing data copy in a distributed file system
Dynamic web page construction based on determination of client device location
Pet fish burial pod
Determination of copy number variations using binomial probability calculations
  Randomly Featured Patents
Hoop arrangement for foldable tops of automotive vehicles
Integrated fuel tank and vapor containment system
Polysegment copolymers
Fastener
Trigonometric slide rule
Flash memory device
Telephone instrument
Display apparatus
Three-line linear sensor
Preparation of chitin and derivatives thereof for cosmetic and therapeutic use