Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor integrated circuit device and its manufacturing method










Image Number 5 for United States Patent #6429521.

On a semiconductor substrate, there are formed a first macro cell having wiring layers of three layers each formed of a metal wiring layer (for example, an aluminum wiring) and a second macro cell having wiring layers of three layers each formed of a metal wiring layer similar to the first macro cell. The first macro cell is formed to have a wiring structure of three wiring layers though the originally necessary number of metal wiring layers is two. The metal wiring layer of each layer on the first macro cell is formed of the same material as the metal wiring layer of the corresponding each layer on the second macro cell. Moreover, the metal wiring layer of each layer is formed to have the same film thickness. In order to connect the first and second macro cells to each other, a macro interconnection wiring is formed to be included in the third wiring layer (uppermost wiring layer).








 
 
  Recently Added Patents
Cooking appliance with steam generator
Luminaire
Method and apparatus for managing frequencies used by devices
Stream control in a MIMO-enabled mesh network
Descriptor storage and searches of k-dimensional trees
Method and composition for improved muscle performance
Speaker
  Randomly Featured Patents
Spray carnation named Medley
Imaging unit
Prefetching and multithreading for improved file read performance
Folding carton
Floor-mounted coil storage unit
Hair measuring assembly
Randomized ordered k-space sub-sets for shared pre-pulses in MRI
Synthetic display of seismic reflection strength
Fuel control apparatus for internal combustion engine
Wrench