Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor integrated circuit device and its manufacturing method










Image Number 5 for United States Patent #6429521.

On a semiconductor substrate, there are formed a first macro cell having wiring layers of three layers each formed of a metal wiring layer (for example, an aluminum wiring) and a second macro cell having wiring layers of three layers each formed of a metal wiring layer similar to the first macro cell. The first macro cell is formed to have a wiring structure of three wiring layers though the originally necessary number of metal wiring layers is two. The metal wiring layer of each layer on the first macro cell is formed of the same material as the metal wiring layer of the corresponding each layer on the second macro cell. Moreover, the metal wiring layer of each layer is formed to have the same film thickness. In order to connect the first and second macro cells to each other, a macro interconnection wiring is formed to be included in the third wiring layer (uppermost wiring layer).








 
 
  Recently Added Patents
Method and system for modeling a common-language speech recognition, by a computer, under the influence of a plurality of dialects
Variety corn line LIC7382
Power supply system for a data storage system and a method of controlling a power supply
Method and system for detecting data modification within computing device
AIN buffer N-polar GaN HEMT profile
Blue box
Method and system for the assignment of security group information using a proxy
  Randomly Featured Patents
Exposed die molding apparatus
Peripheral seal for a ventricular partitioning device
Device for squeezing tomatoes
Boltless retention system for a constant velocity joint
Multifunctional diet calculator
Method for reading dynamic system information blocks
Apparatus for disinfecting an instrument
Pitcher with thumb shield
Carbon black pelleter
Word line driver in a multi-value mask ROM