Resources Contact Us Home
Multiboard run-in tester for PCI expansions

Image Number 9 for United States Patent #6414505.

A system for running in, in which multiple PCI bus connections are each bridged to multiple boards-under-test. The presence or absence of power in each of these bus connections is monitored, and the boards-under-test are correspondingly powered up (or not). Multiple test-bed subboards are preferably used, each with multiple sockets for receiving boards-under-test with high-insertion-force connectors, and the independent power control permits the boards-under-test on one subboard to be powered off and swapped while the boards-under-test on the other subboard are still being exercised. Preferable a single movable extractor mechanism is mounted on each subboard, and can be positioned (with respect to any one of the high-insertion-force connectors) for linear extraction of the board-under-test without any torque.

  Recently Added Patents
Pixel circuit
System and method for deposition in high aspect ratio magnetic writer heads
Press nut
Analog-to-digital converter control using signal objects
Shoe outsole with a surface ornamentation contrast
Remote controller
Matching geometry generation and display of mammograms and tomosynthesis images
  Randomly Featured Patents
MRI method
Method for forming a boss upon a thermoplastic polymer surface and resulting article
Cooking vessels having integral gas and burner assembly
Pipe cartridge for a horizontal directional drill
Foldable scooter
Gaming device with moving screen simulation
SRAM bit line architecture
Phosphine oxide containing photoconductors
Disk memory module
Multi-position ticket strip