Resources Contact Us Home
Multiboard run-in tester for PCI expansions

Image Number 9 for United States Patent #6414505.

A system for running in, in which multiple PCI bus connections are each bridged to multiple boards-under-test. The presence or absence of power in each of these bus connections is monitored, and the boards-under-test are correspondingly powered up (or not). Multiple test-bed subboards are preferably used, each with multiple sockets for receiving boards-under-test with high-insertion-force connectors, and the independent power control permits the boards-under-test on one subboard to be powered off and swapped while the boards-under-test on the other subboard are still being exercised. Preferable a single movable extractor mechanism is mounted on each subboard, and can be positioned (with respect to any one of the high-insertion-force connectors) for linear extraction of the board-under-test without any torque.

  Recently Added Patents
Wireless enclosure
Television apparatus
Female urine funnel
Determination method for a reinitialization of a temporal sequence of fluoroscopic images of an examination region of an examination object
Controller interface providing improved data reliability
Methods and systems for temporarily sharing position data between mobile-device users
Image display device and capsule endoscope system
  Randomly Featured Patents
Adjustable bait-receiving fishing lure
Modular pivotal suspension rigging apparatus
Adjustable bone stabilizing frame system
Apparatus and method for guided ablation treatment
DNA encoding human acid-sensing ion channel BNaC4 (ASIC4)
Easy-clamp scroll frame
Power-on management circuit for memory
Common mode noise filter
Local routing system and method