Resources Contact Us Home
Multiboard run-in tester for PCI expansions

Image Number 9 for United States Patent #6414505.

A system for running in, in which multiple PCI bus connections are each bridged to multiple boards-under-test. The presence or absence of power in each of these bus connections is monitored, and the boards-under-test are correspondingly powered up (or not). Multiple test-bed subboards are preferably used, each with multiple sockets for receiving boards-under-test with high-insertion-force connectors, and the independent power control permits the boards-under-test on one subboard to be powered off and swapped while the boards-under-test on the other subboard are still being exercised. Preferable a single movable extractor mechanism is mounted on each subboard, and can be positioned (with respect to any one of the high-insertion-force connectors) for linear extraction of the board-under-test without any torque.

  Recently Added Patents
Semiconductor device including multi-chip
System for providing access to playable media
System and method for providing restrictions on the location of peer subnet manager (SM) instances in an infiniband (IB) network
Flash multi-level threshold distribution scheme
Systems, methods and computer program products supporting provision of web services using IMS
Wireless network device including a polarization and spatial diversity antenna system
Stain-blocking aqueous coating composition
  Randomly Featured Patents
Color conversion device and color conversion method
Supporting grid
Hermetic multi-layered circuit assemblies and method of manufacture
Digital content protection system
Feeder assembly apparatus
Photographic camera and film cartridge with double exposure prevention
RNAi molecule targeting thymidylate synthase and application thereof
Penile prosthetic deflation assembly having a palpatable activation surface
Hot tub trailer