Resources Contact Us Home
Multiboard run-in tester for PCI expansions

Image Number 9 for United States Patent #6414505.

A system for running in, in which multiple PCI bus connections are each bridged to multiple boards-under-test. The presence or absence of power in each of these bus connections is monitored, and the boards-under-test are correspondingly powered up (or not). Multiple test-bed subboards are preferably used, each with multiple sockets for receiving boards-under-test with high-insertion-force connectors, and the independent power control permits the boards-under-test on one subboard to be powered off and swapped while the boards-under-test on the other subboard are still being exercised. Preferable a single movable extractor mechanism is mounted on each subboard, and can be positioned (with respect to any one of the high-insertion-force connectors) for linear extraction of the board-under-test without any torque.

  Recently Added Patents
Vehicle control apparatus
Device, system, and method for logging near field communications tag interactions
Hybrid fiber constructions to mitigate creep in composites
Method and apparatus for controllable communication
Adding value to a rendered document
High-speed comparator with asymmetric frequency response
Permanent magnet rotor with flux concentrating pole pieces
  Randomly Featured Patents
Parallelized magnitude comparator
Interactive television program guide with remote access
Apparatus for establishing common signal channel
Muscle development device
Low stress relaxation adhesive having high molecular weight endblock copolymer
Docking station for electronic player
Dynamically tuned gyro with unitary rotor assembly
Frequency synthesis using a programmable offset synthesizer
Apparatus and method for creating acoustic energy in a receiver assembly with improved diaphragms-linkage arrangement