Resources Contact Us Home
Multiboard run-in tester for PCI expansions

Image Number 7 for United States Patent #6414505.

A system for running in, in which multiple PCI bus connections are each bridged to multiple boards-under-test. The presence or absence of power in each of these bus connections is monitored, and the boards-under-test are correspondingly powered up (or not). Multiple test-bed subboards are preferably used, each with multiple sockets for receiving boards-under-test with high-insertion-force connectors, and the independent power control permits the boards-under-test on one subboard to be powered off and swapped while the boards-under-test on the other subboard are still being exercised. Preferable a single movable extractor mechanism is mounted on each subboard, and can be positioned (with respect to any one of the high-insertion-force connectors) for linear extraction of the board-under-test without any torque.

  Recently Added Patents
Bioreactor device, and method and system for fabricating tissues in the bioreactor device
Memory controller including a hardware compression and decompression engine for managing system memory and graphical operations
Methods for determining decoding order in a MIMO system with successive interference cancellation
Mirac proteins
Lubricating oil compositions
Energy storage device package
High performance data transport system and method
  Randomly Featured Patents
Method for generating a gene library
Toothed belt attachment
Mimetic insect pyrokinin analogs for insect control
Method and apparatus for building sales tools by mining data from websites
Radiating coaxial cable with outer conductor formed by multiple conducting strips
Method for producing polymers
Soft trellis slicer for improving the performance of a decision-directed phase tracker
Conserving power by reducing voltage supplied to an instruction-processing portion of a processor
Process and device for the production of cellulosic moulded bodies
Set of packages for deviled eggs