Resources Contact Us Home
Multiboard run-in tester for PCI expansions

Image Number 6 for United States Patent #6414505.

A system for running in, in which multiple PCI bus connections are each bridged to multiple boards-under-test. The presence or absence of power in each of these bus connections is monitored, and the boards-under-test are correspondingly powered up (or not). Multiple test-bed subboards are preferably used, each with multiple sockets for receiving boards-under-test with high-insertion-force connectors, and the independent power control permits the boards-under-test on one subboard to be powered off and swapped while the boards-under-test on the other subboard are still being exercised. Preferable a single movable extractor mechanism is mounted on each subboard, and can be positioned (with respect to any one of the high-insertion-force connectors) for linear extraction of the board-under-test without any torque.

  Recently Added Patents
Firewall-tolerant voice-over-internet-protocol (VoIP) emulating SSL or HTTP sessions embedding voice data in cookies
Vehicle driving assistance apparatus
Method and system for scaling usage of a social based application on an online social network
Mask blank, transfer mask, and film denseness evaluation method
Instantaneous single click perpetual date mechanism
Vacuum cleaner
System for the secure management of digitally controlled locks, operating by means of crypto acoustic credentials
  Randomly Featured Patents
Self-monitoring latch pin lock for folding wing aircraft
Streak removal filtering method and apparatus
Multiscale wireless communication
Application program and documentation generator system and method
Medical implement
Radiation-emitting chip comprising at least one semiconductor body
Multiple independent robot assembly and apparatus for processing and transferring semiconductor wafers
Newly characterized oxalate and uses therefor
Mechanized ball-throwing game