Resources Contact Us Home
Multiboard run-in tester for PCI expansions

Image Number 6 for United States Patent #6414505.

A system for running in, in which multiple PCI bus connections are each bridged to multiple boards-under-test. The presence or absence of power in each of these bus connections is monitored, and the boards-under-test are correspondingly powered up (or not). Multiple test-bed subboards are preferably used, each with multiple sockets for receiving boards-under-test with high-insertion-force connectors, and the independent power control permits the boards-under-test on one subboard to be powered off and swapped while the boards-under-test on the other subboard are still being exercised. Preferable a single movable extractor mechanism is mounted on each subboard, and can be positioned (with respect to any one of the high-insertion-force connectors) for linear extraction of the board-under-test without any torque.

  Recently Added Patents
Portable gaming device and gaming system combining both physical and virtual play elements
Browsing or searching user interfaces and other aspects
Image forming apparatus capable of timely starting different image formation mode
Active gate drive circuit
Lens module and method for manufacturing thereof
Reaction medium for detecting and/or identifying bacteria of the Legionella genus
Address generation unit for accessing a multi-dimensional data structure in a desired pattern
  Randomly Featured Patents
Wavelength-converting casting composition and its use
Water management system for vehicle convertible top
Semiconductor laser
Semiconductor fuse device and method for forming a semiconductor fuse device
Automatic transfer switch module
Bowler's dual position wrist and finger control device
Secure spontaneous associations between networkable devices
Automated envelope handling system
Polynucleotide complex delivery
Semiconductor package with controlled solder bump wetting and fabrication method therefor