Resources Contact Us Home
Multiboard run-in tester for PCI expansions

Image Number 6 for United States Patent #6414505.

A system for running in, in which multiple PCI bus connections are each bridged to multiple boards-under-test. The presence or absence of power in each of these bus connections is monitored, and the boards-under-test are correspondingly powered up (or not). Multiple test-bed subboards are preferably used, each with multiple sockets for receiving boards-under-test with high-insertion-force connectors, and the independent power control permits the boards-under-test on one subboard to be powered off and swapped while the boards-under-test on the other subboard are still being exercised. Preferable a single movable extractor mechanism is mounted on each subboard, and can be positioned (with respect to any one of the high-insertion-force connectors) for linear extraction of the board-under-test without any torque.

  Recently Added Patents
Developing device
Architecture, system and method for testing resistive type memory
Methods and systems for automatically identifying a logical circuit failure in a data network
Three-dimensional holographic display using active shutter
Remote ignition system for a vehicle and method for securing a remote ignition function
Inspection tool for top guides of a boiling water reactor
Compound semiconductor epitaxial structure and method for fabricating the same
  Randomly Featured Patents
Process for delivering nucleic acids to cardiac tissue
Opto-electronic connector module and opto-electronic communication module having the same
Bag in box packaging having an insertable tray
Synthesis of tetraalkylsilanes
Antibiotic pentalenolactone derivative
Triple tier drawer for holding beverage cartridges
Moveable flood barrier
Connector for the removable connection of a neck strap to a pair of binoculars
File system having a hybrid file system format
Extensible protocol validation