Resources Contact Us Home
Multiboard run-in tester for PCI expansions

Image Number 5 for United States Patent #6414505.

A system for running in, in which multiple PCI bus connections are each bridged to multiple boards-under-test. The presence or absence of power in each of these bus connections is monitored, and the boards-under-test are correspondingly powered up (or not). Multiple test-bed subboards are preferably used, each with multiple sockets for receiving boards-under-test with high-insertion-force connectors, and the independent power control permits the boards-under-test on one subboard to be powered off and swapped while the boards-under-test on the other subboard are still being exercised. Preferable a single movable extractor mechanism is mounted on each subboard, and can be positioned (with respect to any one of the high-insertion-force connectors) for linear extraction of the board-under-test without any torque.

  Recently Added Patents
Triple-action pest control formulation and method
Scoring users of network based users
Fixture for camera attachments
Diaminocyclohexane compounds and uses thereof
Methods, systems, and products for providing communications services
  Randomly Featured Patents
Apparatus for delivering ultra-low particle counts in semiconductor manufacturing
Handwriting instrument
Semiconductor device and method for testing semiconductor device
Filler cells for design optimization in a place-and-route system
Power measurement apparatus
Image forming apparatus, image information generation method, and computer program
Imaging sensor with automatic sensitivity control comprising voltage multiplying means
Process for dewatering zeolite suspensions
Power inverter
Aqueous fluorochemical compositions