Resources Contact Us Home
Multiboard run-in tester for PCI expansions

Image Number 5 for United States Patent #6414505.

A system for running in, in which multiple PCI bus connections are each bridged to multiple boards-under-test. The presence or absence of power in each of these bus connections is monitored, and the boards-under-test are correspondingly powered up (or not). Multiple test-bed subboards are preferably used, each with multiple sockets for receiving boards-under-test with high-insertion-force connectors, and the independent power control permits the boards-under-test on one subboard to be powered off and swapped while the boards-under-test on the other subboard are still being exercised. Preferable a single movable extractor mechanism is mounted on each subboard, and can be positioned (with respect to any one of the high-insertion-force connectors) for linear extraction of the board-under-test without any torque.

  Recently Added Patents
Sterilizable film for aseptic packaging
Storage apparatus and method including page discard processing for primary and secondary volumes configured as a copy pair
Spin transition material
System and apparatus for control of published content
Pressure washer
Systems and methods for online search recirculation and query categorization
Methods and systems for dynamic spectrum arbitrage
  Randomly Featured Patents
Alloying system
Treatment of equine protozoal myeloencephalitis
Estimation of input/output requirements for table probe in join processing
Golf putter head
Dense vertical programmable read only memory cell structures and processes for making them
Server load testing and measurement system
Run-level and command split FIFO storage approach in inverse quantization
Apparatus for detecting micro-organisms
Carbon based bipolar plate coatings for effective water management
Process for the preparation of polypropylene