Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Multiboard run-in tester for PCI expansions










Image Number 4 for United States Patent #6414505.

A system for running in, in which multiple PCI bus connections are each bridged to multiple boards-under-test. The presence or absence of power in each of these bus connections is monitored, and the boards-under-test are correspondingly powered up (or not). Multiple test-bed subboards are preferably used, each with multiple sockets for receiving boards-under-test with high-insertion-force connectors, and the independent power control permits the boards-under-test on one subboard to be powered off and swapped while the boards-under-test on the other subboard are still being exercised. Preferable a single movable extractor mechanism is mounted on each subboard, and can be positioned (with respect to any one of the high-insertion-force connectors) for linear extraction of the board-under-test without any torque.








 
 
  Recently Added Patents
Concentrating photovoltaic system module with actuator control
Methods of isolating bipotent hepatic progenitor cells
Method and apparatus for providing contention-based resource zones in a wireless network
System and method for internet based procurement of goods and services
Flash multi-level threshold distribution scheme
Polymeric compositions including their uses and methods of production
Apparatus and method for recording reboot reason of equipment
  Randomly Featured Patents
MR apparatus including an MR coil system
Removably adhesive microfiber screen cleaning cloth
Electronic musical instrument with customization of auxiliary capability
Apparatus and method for determining signal power
Methods of anodizing valve metal anodes
Chamfer strip
Vehicle seatback with lateral wings
Microwave introducing device provided with an endless circular waveguide and plasma treating apparatus provided with said device
Driving circuit for a display apparatus capable of display of an image with gray scales
Tamper-evident closure arrangements and methods