Resources Contact Us Home
Multiboard run-in tester for PCI expansions

Image Number 4 for United States Patent #6414505.

A system for running in, in which multiple PCI bus connections are each bridged to multiple boards-under-test. The presence or absence of power in each of these bus connections is monitored, and the boards-under-test are correspondingly powered up (or not). Multiple test-bed subboards are preferably used, each with multiple sockets for receiving boards-under-test with high-insertion-force connectors, and the independent power control permits the boards-under-test on one subboard to be powered off and swapped while the boards-under-test on the other subboard are still being exercised. Preferable a single movable extractor mechanism is mounted on each subboard, and can be positioned (with respect to any one of the high-insertion-force connectors) for linear extraction of the board-under-test without any torque.

  Recently Added Patents
Selective high frequency spinal cord modulation for inhibiting pain with reduced side effects, and associated systems and methods
Method of bonding metallic members, and metallic bonded body
Systems and methods for implementing pressure sensitive keyboards
Method for forming a film
Analog-to-digital converter with input voltage biasing DC level of resonant oscillator
Method and apparatus for charging a power pack of a portable electronic device
  Randomly Featured Patents
X-ray generator with polycapillary optic
Aquarium water flow control device
CDMA communication RF signal processing apparatus using SAW
Tip assembly for a medical/surgical irrigator, the tip assembly including a reservoir for holding a therapeutic agent and a pump for discharging the agent
Loudspeaker enclosure
Single chip remote access processor
Cloning and expression of gonadotropin-releasing hormone (GnRH) receptors
Battery pack with built in communication port
Openable window
Multiplier having an optimum arrangement of anding circuits and adding circuits