Resources Contact Us Home
Multiboard run-in tester for PCI expansions

Image Number 3 for United States Patent #6414505.

A system for running in, in which multiple PCI bus connections are each bridged to multiple boards-under-test. The presence or absence of power in each of these bus connections is monitored, and the boards-under-test are correspondingly powered up (or not). Multiple test-bed subboards are preferably used, each with multiple sockets for receiving boards-under-test with high-insertion-force connectors, and the independent power control permits the boards-under-test on one subboard to be powered off and swapped while the boards-under-test on the other subboard are still being exercised. Preferable a single movable extractor mechanism is mounted on each subboard, and can be positioned (with respect to any one of the high-insertion-force connectors) for linear extraction of the board-under-test without any torque.

  Recently Added Patents
Boundary acoustic wave device
System and method for determining a characterisitic of an object adjacent to a route
Lock monitoring
Systems and method for automatic color plane misregistration calibration
Workflow-enabled client
Containers having radio frequency identification tags and method of applying radio frequency identification tags to containers
Chitosan hydrogel derivatives as a coating agent with broad spectrum of antimicrobial activities
  Randomly Featured Patents
Process for preparing a red iron oxide pigment
4-(2'-Fluoro-4-biphenylylr-4-oxo-butyric acid and esters and salts thereof
Yo-yo having a centered disc supported by an arm
Induced charge prevention in semiconductor imaging devices
Linear rolling bearing
Gas laser preionization device
Battery temperature control apparatus and battery temperature control method
Compounds for altering cell surface sialic acids and methods of use therefor
Support cushion
Process for the preparation of indole compounds