Resources Contact Us Home
Multiboard run-in tester for PCI expansions

Image Number 3 for United States Patent #6414505.

A system for running in, in which multiple PCI bus connections are each bridged to multiple boards-under-test. The presence or absence of power in each of these bus connections is monitored, and the boards-under-test are correspondingly powered up (or not). Multiple test-bed subboards are preferably used, each with multiple sockets for receiving boards-under-test with high-insertion-force connectors, and the independent power control permits the boards-under-test on one subboard to be powered off and swapped while the boards-under-test on the other subboard are still being exercised. Preferable a single movable extractor mechanism is mounted on each subboard, and can be positioned (with respect to any one of the high-insertion-force connectors) for linear extraction of the board-under-test without any torque.

  Recently Added Patents
Thwarting keyloggers using proxies
Liquid crystal display and manufacturing method thereof
Forming agent for gate insulating film of thin film transistor
Business flow processing method and apparatus
Process for manufacturing a self-sealing composition
Input system including position-detecting device
Second order correction circuit and method for bandgap voltage reference
  Randomly Featured Patents
Portable orthopedic footstool
Low frequency carrierband multi-port signal coupler
Cushioning conversion machine with tension control
Para-alkylstyrene/isoolefin copolymers having substantially homogeneous compositional distribution
Transmission device and power seat slide device for vehicle
Highly scalable and highly available cluster system management scheme
Catalyst for polymerizing .alpha.-olefins
Integrated thermal coupling for heat generating device
Process for the recovery and reuse of heavy metal oxidation catalyst from residues in the Witten DMT process
Cam locking sign mounting system