Resources Contact Us Home
Multiboard run-in tester for PCI expansions

Image Number 10 for United States Patent #6414505.

A system for running in, in which multiple PCI bus connections are each bridged to multiple boards-under-test. The presence or absence of power in each of these bus connections is monitored, and the boards-under-test are correspondingly powered up (or not). Multiple test-bed subboards are preferably used, each with multiple sockets for receiving boards-under-test with high-insertion-force connectors, and the independent power control permits the boards-under-test on one subboard to be powered off and swapped while the boards-under-test on the other subboard are still being exercised. Preferable a single movable extractor mechanism is mounted on each subboard, and can be positioned (with respect to any one of the high-insertion-force connectors) for linear extraction of the board-under-test without any torque.

  Recently Added Patents
Device for maneuvering a vehicle using maneuvering moves using at least one trajectory
Escalating data backup protection in response to a failure in a cluster of nodes
Method for switching between virtualized and non-virtualized system operation
Watch dial
Phosphoinositide 3-kinase inhibitor with a zinc binding moiety
Code conversion apparatus, code conversion method, and computer product
  Randomly Featured Patents
Calling party announcement message management systems and methods
Baggie holder
Adaptive array apparatus
Electrophotographic toner and process for producing electrophotographic toner
Inflatable bicycle seat cover
Optical communication module and process for producing the same
Programmable controller with parallel processors
Tetrahydrofuran-adducted group II .beta.-diketonate complexes as source reagents for chemical vapor deposition
Cable assembly with pull tab
Radiator cap tool