Resources Contact Us Home
Multiboard run-in tester for PCI expansions

Image Number 10 for United States Patent #6414505.

A system for running in, in which multiple PCI bus connections are each bridged to multiple boards-under-test. The presence or absence of power in each of these bus connections is monitored, and the boards-under-test are correspondingly powered up (or not). Multiple test-bed subboards are preferably used, each with multiple sockets for receiving boards-under-test with high-insertion-force connectors, and the independent power control permits the boards-under-test on one subboard to be powered off and swapped while the boards-under-test on the other subboard are still being exercised. Preferable a single movable extractor mechanism is mounted on each subboard, and can be positioned (with respect to any one of the high-insertion-force connectors) for linear extraction of the board-under-test without any torque.

  Recently Added Patents
Wireless control kit for camera
Digital broadcasting system and method of processing data in digital broadcasting system
High-resolution, active reflector radio frequency ranging system
Method for generating optical codes for a print-context
Process information structuring support method
Motor control system, motor control device, and brushless motor
Self-correcting amplifier system
  Randomly Featured Patents
Limb or digit band
Dual belt drive
Power correction loop for a power amplifier
Alternate gas delivery and evacuation system for plasma processing apparatuses
Electrical plug
Method for making a stack bottom storage node having reduced crystallization of amorphous polysilicon
Guide for the placement of shingles on a roof
Process for preparing methyl methacrylate polymer
Hollow wall base
Method for detecting rotten albumen and apparatus therefor