Resources Contact Us Home
Method for verifying the expected postage security device and an authorized host system

Image Number 7 for United States Patent #6397328.

A method for verifying that the expected components of a postage metering system includes alternate embodiments for verifying a PSD coupled to a host system is the expected PSD. The method further includes verifying the host system as the expected host system. A first message is encrypted in the PSD using a first cryptographic key to obtain a first encrypted message. The first encrypted message is sent to the host system which decrypts the first encrypted message using a second cryptographic key. The host system then encrypts a second message derived from the decrypted first encrypted message using the second cryptographic key. The host system then sends the encrypted second message to the PSD which decrypts the second encrypted message in the PSD using the first cryptographic key. The PSD compares the decrypted second encrypted message with the first message, and activates the PSD for processing transactions requested by the host system when the decrypted second encrypted message corresponds to the first message.

  Recently Added Patents
Linked area parameter adjustment for spinal cord stimulation and associated systems and methods
Wireless communications system, wireless communications apparatus, wireless communications method and computer program for wireless communication
Semiconductor device element formed on SOI substrate comprising a hollow region, and having capacitors in an electric field alleviation region
Potentiometric-sensor chip, potentiometric assay, and assay kit
Nonvolatile semiconductor memory device
Pizza stone
  Randomly Featured Patents
Screw and screw forming tool
Combination re-conditioning unit and illuminating appliance for use with central air conditioning system
Front face of a vehicle wheel
Container blank for a storage container
Water support device for chairs
Method and enhancing clear field phase shift masks with border around edges of phase regions
Channel quantization for multiuser diversity
Circuit and method of generating voltage of semiconductor memory apparatus
Self-propelling decoupling capacitor design for flexible area decoupling capacitor fill design flow
Method and system for estimation of blood pressure during cuff inflation