Resources Contact Us Home
Method for verifying the expected postage security device and an authorized host system

Image Number 7 for United States Patent #6397328.

A method for verifying that the expected components of a postage metering system includes alternate embodiments for verifying a PSD coupled to a host system is the expected PSD. The method further includes verifying the host system as the expected host system. A first message is encrypted in the PSD using a first cryptographic key to obtain a first encrypted message. The first encrypted message is sent to the host system which decrypts the first encrypted message using a second cryptographic key. The host system then encrypts a second message derived from the decrypted first encrypted message using the second cryptographic key. The host system then sends the encrypted second message to the PSD which decrypts the second encrypted message in the PSD using the first cryptographic key. The PSD compares the decrypted second encrypted message with the first message, and activates the PSD for processing transactions requested by the host system when the decrypted second encrypted message corresponds to the first message.

  Recently Added Patents
Methods of improving long range order in self-assembly of block copolymer films with ionic liquids
Composite cathode foils and solid electrolytic capacitors comprising the same
Process for the preparation of 6-(7-((1-aminocyclopropyl)methoxy)-6-methoxyquinolin-4-yloxy)-N-methyl-1-- naphthamide and synthetic intermediates thereof
Encrypting method, recording medium of encrypting program, decrypting method, and recording medium of decrypting program
Unmanned lighter-than-air-safe termination and recovery methods
Apparatus and method for facilitating play of a gaming device with a plurality of balances
Backlight and liquid crystal display device
  Randomly Featured Patents
Congestion management of session negotiations in network devices
Cooling fan controller
Process for the manufacture of dispersible alumino-silicates
Pharmaceutical compositions with central depressant and antipsychotic activity having a butyrophenone derivative which is substituted in the 4-position and a C-(2-benzofuranyl)-piperidine or
Method for engineering the threshold voltage of a device using buried wells
Electronic apparatus
Apparatus and method for controlling the steering of a tracked machine
Disparate clock domain synchronization
Monoclonal antibodies against human apoptosis inhibitory protein naip and method for assaying naip
Integated circuit memory