Resources Contact Us Home
Semiconductor device including multi-chip

Image Number 16 for United States Patent #6392950.

In order to implement a memory having a large storage capacity and a reduced data retention current, a non-volatile memory, an SRAM, a DRAM, and a control circuit are modularized into one package. The control circuit conducts assignment of addresses to the SRAM and DRAM, and stores data that must be retained over a long period of time in the SRAM. In the DRAM, a plurality of banks are divided into two sets, and mapped to the same address space, and sets are refreshed alternately. A plurality of chips of them are stacked and disposed, and wired by using the BGA and chip-to-chip bonding.

  Recently Added Patents
Reduced sorbent utilization for circulating dry scrubbers
Non-volatile memory array and device using erase markers
LED-array package
Case for electronic device
Translucent internal graphics enhancement
Preparation and use of meristematic cells belonging to the Dendrobium phalaenopsis, Ansellia, Polyrrhiza, Vanilla, Cattleya and Vanda genera with high content of phenylpropanoids, hydrosoluble
Codeword-enhanced peer-to-peer authentication
  Randomly Featured Patents
Injection molding system and method of chip package
Vehicle, provided with a sliding roof assembly
Linear actuator and optical equipment using the same
Synchronous node controllers for switching network
Phosphonitrilate polymers and method of preparation
Etched beta"-alumina ceramic electrolyte
Electronic commerce transactions within a marketing system that may contain a membership buying opportunity
Fat composition
Mechanism for reclining furniture