Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Photolithographic process for producing etched patterns on the surface of fine tubes, wires or other three dimensional structures










Image Number 8 for United States Patent #6391502.

The present invention involves a photolithographic process, and apparatus and material for use therein, for producing etched or eroded areas or holes in a selected pattern on or in the surface of fine workpieces, such as small diameter tubes. One aspect of the present invention is a photolithographic process for producing a selected pattern on a nonplanar surface of a workpiece using at least one mask to define the selected pattern. The process includes the acts of applying a photoresist material to the workpiece and aligning the mask with the nonplanar surface of the workpiece. The mask may have an inner surface that corresponds to the nonplanar surface. The process may also include the acts of exposing and developing the photoresist material.








 
 
  Recently Added Patents
Piano keyboard with key touch point detection
Apparatus and method for image encoding/decoding using predictability of intra-prediction mode
Active pulse blood constituent monitoring
Decrementing settings for a range of power caps when a power cap is exceeded
Case for camera
Tropoelastin derivatives
Housekeeping cart
  Randomly Featured Patents
Paper loading system for use in a printer
Method and device for the manufacture of connection ends on metal hoses
Improving locality with parallel hierarchical copying garbage collection
Method for coating optical transmission glass fibers
Method for manufacturing semiconductor device
Selective performance enhancements for interconnect conducting paths
Inhibition of angiogenesis by synthetic matrix metalloprotease inhibitors
Semiconductor constructions, NAND unit cells, methods of forming semiconductor constructions, and methods of forming NAND unit cells
Method for manufacturing a light guide plate mold and a light guide plate
Semiconductor device having a multilevel interconnect structure and method for fabricating the same