Resources Contact Us Home
Method and apparatus for segregation of virtual address space

Image Number 4 for United States Patent #6385712.

A method and apparatus for segregation of virtual address space in a computer system is provided. An embodiment of the invention provides compatibility of an emulated processor architecture with a native processor architecture. Address space for the emulated processor architecture is provided and segregated from other address space, such as address space designated for use by a native processor, where the native processor is the processor actually present in a computer system. An embodiment of the invention provides separate exception handlers to handle translation lookaside buffer (TLB) misses for each address space. An embodiment of the invention provides an address space tag associated with a virtual address to designate the address space to which that virtual address pertains.

  Recently Added Patents
Techniques for accessing a parallel database system via external programs using vertical and/or horizontal partitioning
O-space imaging: highly efficient parallel imaging using complementary nonlinear encoding gradient fields and receive coil geometries
Magnetic detection of small entities
Systems and methods for building axes, co-axes and paleo-geographic coordinates related to a stratified geological volume
Contactless electrical connector for an induction sensor, and sensor including such a connector
Methods and apparatus for address translation functions
Method and apparatus for triggering expiration of a data tag device
  Randomly Featured Patents
Image-forming apparatus provided with automatic original delivery mechanism and carrier sheet for use in said apparatus
Current distribution bus
Discrimination circuit arrangements
Mounting system capable of repositioning an apparatus relative to a reference plane
Aircraft nacelle including hot air discharge means
Method, system and device for improving video quality through in-loop temporal pre-filtering
Wire printing device
Electrographic liquid applicator head and fabrication method therefor
Method of generating multiple hardware description language configurations for a phase locked loop from a single generic model for integrated circuit design
Method and apparatus for increasing bandwidth in sampled systems