Resources Contact Us Home
Method and apparatus for segregation of virtual address space

Image Number 4 for United States Patent #6385712.

A method and apparatus for segregation of virtual address space in a computer system is provided. An embodiment of the invention provides compatibility of an emulated processor architecture with a native processor architecture. Address space for the emulated processor architecture is provided and segregated from other address space, such as address space designated for use by a native processor, where the native processor is the processor actually present in a computer system. An embodiment of the invention provides separate exception handlers to handle translation lookaside buffer (TLB) misses for each address space. An embodiment of the invention provides an address space tag associated with a virtual address to designate the address space to which that virtual address pertains.

  Recently Added Patents
Method and apparatus for prioritizing data transfer
Analyte assaying by means of immunochromatography with lateral migration
Puncture resistant fabric
Secure Flash-based memory system with fast wipe feature
Multi-domain dynamic group virtual private networks
Identification of electrical grid phase information for end-points in a grid network
Medicament delivery device and a method of medicament delivery
  Randomly Featured Patents
Tissue attachment device having elastomeric section
Memory circuit using spin MOSFETs, path transistor circuit with memory function, switching box circuit, switching block circuit, and field programmable gate array
Fishing lure
Apparatus for determining the fuel injection quantity in mixture compressing internal combustion engines
Thermoplastic polyester composition
Casino game
Pressure regulator
Antibody-drug conjugates
Method of manufacturing a multiple layer directionally oriented nonwoven fiber material
Microchannel laminated mass exchanger and method of making