Resources Contact Us Home
Method and apparatus for segregation of virtual address space

Image Number 4 for United States Patent #6385712.

A method and apparatus for segregation of virtual address space in a computer system is provided. An embodiment of the invention provides compatibility of an emulated processor architecture with a native processor architecture. Address space for the emulated processor architecture is provided and segregated from other address space, such as address space designated for use by a native processor, where the native processor is the processor actually present in a computer system. An embodiment of the invention provides separate exception handlers to handle translation lookaside buffer (TLB) misses for each address space. An embodiment of the invention provides an address space tag associated with a virtual address to designate the address space to which that virtual address pertains.

  Recently Added Patents
System and method to assess and report the health of landing gear related components
Method for assembling a camera module, and camera module
Methods of diagnosing a plasmodium infection
Performance monitoring of advanced process control systems
All-in-one information handling system
Content output control device and content output control method
Signal processing apparatus and methods
  Randomly Featured Patents
Ultrasonic water jet having electromagnetic interference shielding
System and method for separating high molecular weight gases from a combustion source
Coating composition capable of forming alkali-soluble lubricating film suitable for forming and use thereof
Method of forming a reclosable package
Ethyl 3-(3-indolyl)-3-(5-tetrazolyl) propionate compounds used as anti-hypertensive agents
Motion activated rotatable illuminator
Stabilized hydrogen peroxide
Bicyclic heterocyclic compounds, pharmaceutical compositions containing these compounds, their use and process for preparing them
Shock absorbing platform
Supercharge pressure control apparatus