Resources Contact Us Home
Method and apparatus for segregation of virtual address space

Image Number 3 for United States Patent #6385712.

A method and apparatus for segregation of virtual address space in a computer system is provided. An embodiment of the invention provides compatibility of an emulated processor architecture with a native processor architecture. Address space for the emulated processor architecture is provided and segregated from other address space, such as address space designated for use by a native processor, where the native processor is the processor actually present in a computer system. An embodiment of the invention provides separate exception handlers to handle translation lookaside buffer (TLB) misses for each address space. An embodiment of the invention provides an address space tag associated with a virtual address to designate the address space to which that virtual address pertains.

  Recently Added Patents
Methods and compositions for improved F-18 labeling of proteins, peptides and other molecules
Rapid glycopeptide optimization via neoglycosylation
Mobile terminal and controlling method thereof
File management apparatus and file management apparatus controlling method
Method for carrying out a chemical reaction
Preparation and its use of derivatization reagent for detecting L-carnitine or D-carnitine
Determination of copy number variations using binomial probability calculations
  Randomly Featured Patents
Carnation named Lonpilem
Sail batten
Multiple component container and method of molding same
Rupturing head for fire extinguishers
Electrodeposition paint composition
Method and kit for purifying nucleic acids
Abrasive and boring method using the same
Solenoid valve
Continuous web feeder with web cutting means