Resources Contact Us Home
Method and apparatus for segregation of virtual address space

Image Number 3 for United States Patent #6385712.

A method and apparatus for segregation of virtual address space in a computer system is provided. An embodiment of the invention provides compatibility of an emulated processor architecture with a native processor architecture. Address space for the emulated processor architecture is provided and segregated from other address space, such as address space designated for use by a native processor, where the native processor is the processor actually present in a computer system. An embodiment of the invention provides separate exception handlers to handle translation lookaside buffer (TLB) misses for each address space. An embodiment of the invention provides an address space tag associated with a virtual address to designate the address space to which that virtual address pertains.

  Recently Added Patents
Image forming apparatus and control method therefor
Traveling vehicle system and self-diagnosis method for the traveling vehicle system
Method for controlling a motor
Gathering user feedback in web applications
Difference detecting apparatus, difference output apparatus, and medium
Dual functional medium shredding machine structure
Vehicle hood
  Randomly Featured Patents
Sample preparation container and method
Coaxial relay
Use of .alpha.,.alpha.-bis(dialkylaminobenzylidene) ketone dyes in optical recording elements
Dishwasher cage
Universal funds transfer and identification card
Insulator coated magnetic nanoparticulate composites with reduced core loss and method of manufacture thereof
Methods for setting insulators and pressing end turns
Polyolefin resin composition
Signal stability recognition
Vitreous removing apparatus