Resources Contact Us Home
Method and apparatus for segregation of virtual address space

Image Number 3 for United States Patent #6385712.

A method and apparatus for segregation of virtual address space in a computer system is provided. An embodiment of the invention provides compatibility of an emulated processor architecture with a native processor architecture. Address space for the emulated processor architecture is provided and segregated from other address space, such as address space designated for use by a native processor, where the native processor is the processor actually present in a computer system. An embodiment of the invention provides separate exception handlers to handle translation lookaside buffer (TLB) misses for each address space. An embodiment of the invention provides an address space tag associated with a virtual address to designate the address space to which that virtual address pertains.

  Recently Added Patents
Fragrance compounds
Efficient location discovery
Input system including position-detecting device
Device and method incorporating an improved text input mechanism
Curable sublimation marking material and sublimation transfer process using same
Replacing memory pointers with implicit pointers to be used in compiler-generated debug output
Pear-shaped convertible reading glasses
  Randomly Featured Patents
Mapping ablation catheter
Framework for delegating roles in human resources ERP systems
Apparatus, system, and method for clipping graphics primitives
Apparatus and method for generating two-dimensional image of object using optical coherence tomography (OCT) optical system
Apparatus for forming thin film on semiconductor substrate by plasma reaction
Display apparatus and display driving method for enhancing grayscale display capable of low luminance portion without increasing driving time
Water-soluble soldering flux
Dosage-dispensing unit for free flowing substances
Fluid dispenser