Resources Contact Us Home
Field-effect transistor having a high packing density and method for fabricating it

Image Number 3 for United States Patent #6384456.

A field-effect transistor has a semiconductor body with a main area, in which at least one source zone and one drain zone are introduced and which is provided with a gate electrode isolated from a channel region disposed between a source zone and a drain zone by an insulator layer. In the field-effect transistor, the source zone, the drain zone and the channel region are disposed in walls of a respective trench or recess formed in the semiconductor body.

  Recently Added Patents
High-frequency-link power-conversion system having direct double-frequency ripple current control and method of use
Semiconductor IC including pulse generation logic circuit
Method and apparatus of motion vector prediction with extended motion vector predictor
Cooking tray
Interactive program guide systems and processes
Molded surface of a concrete product
Integrated monitoring in problem management in service desk
  Randomly Featured Patents
Glass sheet tempering utilizing high density air quenching
Enhanced failure data collection system apparatus and method
Multi-feature and variable function body supporting assembly and sideguards
System and method for mapping deployment status of high bandwidth metropolitan area networks
Flexible sub-column to sub-row mapping for sub-page activation in XDR.TM. DRAMs
CMOS full adder circuit with pair of carry signal lines
Fan blade
Angular bucking bar
Liquid crystal display
Systems and methods for creating and viewing three dimensional virtual slides