Resources Contact Us Home
Field-effect transistor having a high packing density and method for fabricating it

Image Number 3 for United States Patent #6384456.

A field-effect transistor has a semiconductor body with a main area, in which at least one source zone and one drain zone are introduced and which is provided with a gate electrode isolated from a channel region disposed between a source zone and a drain zone by an insulator layer. In the field-effect transistor, the source zone, the drain zone and the channel region are disposed in walls of a respective trench or recess formed in the semiconductor body.

  Recently Added Patents
Nickel-cobalt-manganese multi-element lithium ion battery cathode material with dopants and its methods of preparation
Information processing apparatus and update information obtainment method
Electric vehicle charging station parking meter systems
Global codebook for coordinated multi-point processing
Flat display panel and method for forming the same
Non-volatile memory array and device using erase markers
Print processing method, print relay server, control method, and storage medium to reserve print data
  Randomly Featured Patents
Transfer case clutch configuration
Tube cutting device
Hormone preparation and method
Seismic data processing method and system for migration of seismic signals incorporating azimuthal variations in the velocity
Coding method, semiconductor memory for implementing coding method, decoder for semiconductor memory and method for identification of hand-written characters
Method of fabricating trench isolation structures with extended buffer spacers
Reaction force apparatus
Wireless network providing distributed video / data services
Using touches to transfer information to a device