Resources Contact Us Home
Field-effect transistor having a high packing density and method for fabricating it

Image Number 2 for United States Patent #6384456.

A field-effect transistor has a semiconductor body with a main area, in which at least one source zone and one drain zone are introduced and which is provided with a gate electrode isolated from a channel region disposed between a source zone and a drain zone by an insulator layer. In the field-effect transistor, the source zone, the drain zone and the channel region are disposed in walls of a respective trench or recess formed in the semiconductor body.

  Recently Added Patents
IR(voltage) drop analysis in integrated circuit timing
Liquid-level sensor
Solar energy converter with improved photovoltaic efficiency, frequency conversion and thermal management permitting super highly concentrated collection
Compositions of PD-1 antagonists and methods of use
NMR, instrumentation, and flow meter/controller continuously detecting MR signals, from continuously flowing sample material
Adaptive input interface
  Randomly Featured Patents
Baby walker
Sensor array tracking and detection system having an alignment positioner
Anti-dandruff shampoos with particulate active agent and cationic polymer
Lighting panel
Bowling ball weighing and balancing device
Terminus adapter for fiber optic cables
Optical scanning apparatus
Method and apparatus of producing a columnar member container
Outsole of a shoe
Semiconductor device