Resources Contact Us Home
Field-effect transistor having a high packing density and method for fabricating it

Image Number 2 for United States Patent #6384456.

A field-effect transistor has a semiconductor body with a main area, in which at least one source zone and one drain zone are introduced and which is provided with a gate electrode isolated from a channel region disposed between a source zone and a drain zone by an insulator layer. In the field-effect transistor, the source zone, the drain zone and the channel region are disposed in walls of a respective trench or recess formed in the semiconductor body.

  Recently Added Patents
Power supply device
Use of emerging non-volatile memory elements with flash memory
Tiered cost model for access to a computer network
Method for manufacturing photoelectric conversion device
Electrode tab for secondary battery and secondary battery using the same
Harmonic sensor
JTAG multiplexer with clock/mode input, mode/clock input, and clock output
  Randomly Featured Patents
Gene encoding a DNA repair enzyme and methods of use thereof
Front panel having push buttons formed integrally therewith
Blood and interstitial fluid sampling device
Garment hanger
Labeler having stepper motor driving plural elements
Device to machine workpiece edges
Catalysts containing per-ortho aryl substituted aryl or heteroaryl substituted nitrogen donors
Plant growth regulating compositions
Combustion process having improved temperature distribution
Reforming catalyst system with differentiated acid properties