Resources Contact Us Home
Process for fabricating an EEPROM device having a pocket substrate region

Image Number 4 for United States Patent #6376308.

A process for fabricating an EEPROM device having pocket substrate regions includes forming a pattern composite layer overlying a principal surface of a semiconductor substrate. The pattern composite layer includes a dielectric layer and a resist layer overlying the dielectric layer. Processing is carried out to reduce the lateral dimension of the resist layer relative to the dielectric layer thereby exposing an upper surface of the dielectric layer. A doping process is carried out in which dopants penetrate the exposed upper surface of the dielectric layer and enter the semiconductor substrate immediately below the exposed upper surface of the dielectric layer. Upon conforming the pocket regions, an oxidation process is carried out to form bit-line oxide regions in the semiconductor substrate.

  Recently Added Patents
Victim port-based design for test area overhead reduction in multiport latch-based memories
Enhanced claims damage estimation using aggregate display
Computer systems and methods for the query and visualization of multidimensional databases
High-density fiber optic modules and module housings and related equipment
Bull stationery tab
Film, polarizing plate and display device, and method of manufacturing film
Administrable compositions
  Randomly Featured Patents
Switchgear conductors and mounting arrangements therefor
Multi-electrode double layer capacitor having hermetic electrolyte seal
Zener-like trim device in polysilicon
Ribbon cassette
Alert light
Candle arrangement
System and method for data multiplexing
Arrayed waveguide grading with optical input and output characteristics settable to desired values
Mobile terminal with handle that houses a stylus
Hub for a disk storage medium