Resources Contact Us Home
Process for fabricating an EEPROM device having a pocket substrate region

Image Number 4 for United States Patent #6376308.

A process for fabricating an EEPROM device having pocket substrate regions includes forming a pattern composite layer overlying a principal surface of a semiconductor substrate. The pattern composite layer includes a dielectric layer and a resist layer overlying the dielectric layer. Processing is carried out to reduce the lateral dimension of the resist layer relative to the dielectric layer thereby exposing an upper surface of the dielectric layer. A doping process is carried out in which dopants penetrate the exposed upper surface of the dielectric layer and enter the semiconductor substrate immediately below the exposed upper surface of the dielectric layer. Upon conforming the pocket regions, an oxidation process is carried out to form bit-line oxide regions in the semiconductor substrate.

  Recently Added Patents
Piperazinedione compounds
Field device configuration system
Molecular hydrogen stores and hydrogen transfer reagents for hydrogenation reactions
Volume compensation within a photovoltaic device
System and method for determining a characterisitic of an object adjacent to a route
Light-emitting device
Method for manufacturing a magnet coil configuration using a slit band-shaped conductor
  Randomly Featured Patents
Pressure sensor
Apparatus for loading unvulcanized tires on tire vulcanizing machine
Apparatus and method for producing a multisided, multicolored display
Plastic dust tube for shock absorber
Oxygen absorber for low moisture products
Substrate polishing article
Three dimensional stack package device having exposed coupling lead portions and vertical interconnection elements
Gas refining system
Process for producing hydrophobic particulate inorganic oxides
Apparatus and method for prohibiting access in a multi-cache data processing system to data signal groups being processed by a data processing subsystem