Resources Contact Us Home
Process for fabricating an EEPROM device having a pocket substrate region

Image Number 4 for United States Patent #6376308.

A process for fabricating an EEPROM device having pocket substrate regions includes forming a pattern composite layer overlying a principal surface of a semiconductor substrate. The pattern composite layer includes a dielectric layer and a resist layer overlying the dielectric layer. Processing is carried out to reduce the lateral dimension of the resist layer relative to the dielectric layer thereby exposing an upper surface of the dielectric layer. A doping process is carried out in which dopants penetrate the exposed upper surface of the dielectric layer and enter the semiconductor substrate immediately below the exposed upper surface of the dielectric layer. Upon conforming the pocket regions, an oxidation process is carried out to form bit-line oxide regions in the semiconductor substrate.

  Recently Added Patents
Semiconductor device, integrated circuit and method of manufacturing an integrated circuit
Preserving and handling native data in hybrid object trees
Composite materials comprising aggregate and an elastomeric composition
Optimizing federated and ETL'd databases with considerations of specialized data structures within an environment having multidimensional constraint
Method and device for monitoring and analyzing signals
Asset control in location tracking system
Hot-press cushion material and manufacturing method of the same
  Randomly Featured Patents
Installation tool for setting pull type fasteners
Vulcanizable rubber composition for treads of vehicle tires
Sheet type handling apparatus
Inverting seat covers
Detecting apparatus
Roll stability control system
Method and apparatus for managing migration of data in a clustered computer system environment
Toy mobile vehicle repair facility
Integral heat sink with spiral manifolds
Bottle and cap