Resources Contact Us Home
Process for fabricating an EEPROM device having a pocket substrate region

Image Number 4 for United States Patent #6376308.

A process for fabricating an EEPROM device having pocket substrate regions includes forming a pattern composite layer overlying a principal surface of a semiconductor substrate. The pattern composite layer includes a dielectric layer and a resist layer overlying the dielectric layer. Processing is carried out to reduce the lateral dimension of the resist layer relative to the dielectric layer thereby exposing an upper surface of the dielectric layer. A doping process is carried out in which dopants penetrate the exposed upper surface of the dielectric layer and enter the semiconductor substrate immediately below the exposed upper surface of the dielectric layer. Upon conforming the pocket regions, an oxidation process is carried out to form bit-line oxide regions in the semiconductor substrate.

  Recently Added Patents
Transferring a document
Radio transmitter and radio receiver with channel condition assessment
Catheter with multiple electrode assemblies for use at or near tubular regions of the heart
Modified and stabilized GDF propeptides and uses thereof
Communication terminal, communication system, server apparatus, and communication connecting method
Anti-fake battery pack and identification system thereof
Methods for increasing efficacy of FOLR1 cancer therapy
  Randomly Featured Patents
Feeding device
Refuse collecting system and a vehicle and container for use therein
Preparation of nitrophenols
Output control for auto-reconnect welding/cutting equipment
Apparatus for lasting shoe uppers or shoes onto shoe lasts
Electronic prize verification and display apparatus
Color conversion apparatus and color conversion method
Key operated switch lock assembly
Ajustable injection molding apparatus
LSI microprocessor chip with backward pin compatibility