Resources Contact Us Home
Process for fabricating an EEPROM device having a pocket substrate region

Image Number 4 for United States Patent #6376308.

A process for fabricating an EEPROM device having pocket substrate regions includes forming a pattern composite layer overlying a principal surface of a semiconductor substrate. The pattern composite layer includes a dielectric layer and a resist layer overlying the dielectric layer. Processing is carried out to reduce the lateral dimension of the resist layer relative to the dielectric layer thereby exposing an upper surface of the dielectric layer. A doping process is carried out in which dopants penetrate the exposed upper surface of the dielectric layer and enter the semiconductor substrate immediately below the exposed upper surface of the dielectric layer. Upon conforming the pocket regions, an oxidation process is carried out to form bit-line oxide regions in the semiconductor substrate.

  Recently Added Patents
Welded lateral and vertical rod fence securing stake
Pizza slice container
Method and system for using extended fabric features with fibre channel switch elements
Actinic-ray- or radiation-sensitive resin composition and method of forming a pattern using the same
System and method for a service provisioning platform for activating services in a communication network
High dose implantation strip (HDIS) in H2 base chemistry
Carbon dioxide-based bi-level CPAP control
  Randomly Featured Patents
Intake manifold with variable runner area
Extension set for spirit levels
Synchronizing clock pulse generator for logic derived clock signals for a programmable device
Compounds for electronic devices
Method of forming F.O.D.-resistant blade
Label laminate for container
Rocking stool
Communications cartridge
Semiconductor neuron with variable input weights
Stratified combustion chamber for a cross-scavenged, two stroke, internal combustion engine