Resources Contact Us Home
Process for fabricating an EEPROM device having a pocket substrate region

Image Number 4 for United States Patent #6376308.

A process for fabricating an EEPROM device having pocket substrate regions includes forming a pattern composite layer overlying a principal surface of a semiconductor substrate. The pattern composite layer includes a dielectric layer and a resist layer overlying the dielectric layer. Processing is carried out to reduce the lateral dimension of the resist layer relative to the dielectric layer thereby exposing an upper surface of the dielectric layer. A doping process is carried out in which dopants penetrate the exposed upper surface of the dielectric layer and enter the semiconductor substrate immediately below the exposed upper surface of the dielectric layer. Upon conforming the pocket regions, an oxidation process is carried out to form bit-line oxide regions in the semiconductor substrate.

  Recently Added Patents
Tetrazolyl oxime derivative, salt thereof, and plant disease control agent
Generating network topology parameters and monitoring a communications network domain
System and method for converting biomass to ethanol via syngas
Cable sheath
Nucleic acid sequences encoding secE/sec61-gamma subunits of protein translocation complexes
Measurement and uses of oxidative status
  Randomly Featured Patents
Control protocol for image enumeration and transfer
Halophor composition
Light modulated microarray reader and methods relating thereto
Caching for color management systems performing a gamut mapping function
Blower motor for HVAC systems
Fishing line spool holder
Apparatus for positioning and marking a patient at a diagnostic apparatus
Black powder measuring device the pro-charger
Process and product for attracting animals and covering human scent
Microprocessor with a large cache shared by redundant CPUs for increasing manufacturing yield