Resources Contact Us Home
Process for fabricating an EEPROM device having a pocket substrate region

Image Number 4 for United States Patent #6376308.

A process for fabricating an EEPROM device having pocket substrate regions includes forming a pattern composite layer overlying a principal surface of a semiconductor substrate. The pattern composite layer includes a dielectric layer and a resist layer overlying the dielectric layer. Processing is carried out to reduce the lateral dimension of the resist layer relative to the dielectric layer thereby exposing an upper surface of the dielectric layer. A doping process is carried out in which dopants penetrate the exposed upper surface of the dielectric layer and enter the semiconductor substrate immediately below the exposed upper surface of the dielectric layer. Upon conforming the pocket regions, an oxidation process is carried out to form bit-line oxide regions in the semiconductor substrate.

  Recently Added Patents
Thermosensitive recording medium
(-)-epigallocatechin gallate derivatives for inhibiting proteasome
Data architecture and user interface for plasma processing related software applications
Configuration method and system of complex network and configuration and management module of server resources
Memory device, test operation method thereof, and system including the same
Controlling generation of debug exceptions
Silicone hydrogel, lens for eye and contact lens
  Randomly Featured Patents
Method for making thin film transistor
Heat-radiating fin for a heat sink
Solar powered light
Calibration method, calibration apparatus, and memory medium storing the calibration method of printer
Device for stacking thin-walled bags
Resource locking approach
Cable television billing method
Dental applicator
Distributed feedback semiconductor laser
Swivel construction