Resources Contact Us Home
Process for fabricating an EEPROM device having a pocket substrate region

Image Number 4 for United States Patent #6376308.

A process for fabricating an EEPROM device having pocket substrate regions includes forming a pattern composite layer overlying a principal surface of a semiconductor substrate. The pattern composite layer includes a dielectric layer and a resist layer overlying the dielectric layer. Processing is carried out to reduce the lateral dimension of the resist layer relative to the dielectric layer thereby exposing an upper surface of the dielectric layer. A doping process is carried out in which dopants penetrate the exposed upper surface of the dielectric layer and enter the semiconductor substrate immediately below the exposed upper surface of the dielectric layer. Upon conforming the pocket regions, an oxidation process is carried out to form bit-line oxide regions in the semiconductor substrate.

  Recently Added Patents
Radiation-emitting semiconductor chip and method for producing a radiation-emitting semiconductor chip
System for purifying air through germicidal irradiation and method of manufacture
Flood protection apparatus and container data center including the same
Organic elelectroluminescent display
Method, apparatus, and manufacture for adaptation of video encoder tuning parameters
Communication apparatus, integrated circuit, and communication method
Display apparatus, control method thereof, and program
  Randomly Featured Patents
Personal watercraft
Method of making thermoplastic acrylic polymer coated composite structure
Pneumatic tire having tread with zoned cap layer
Process for the wet-chemical surface treatment of a semiconductor wafer
Exercise apparatus
Methods for making an authenticating system
Hollow metal profile and metal pallet manufactured therefrom
Fillet rolling machine
Laser beam machine with an optical fiber cable
Method and apparatus for liquid treatment with combined electronic and centrifugal processes to remove contaminants