Resources Contact Us Home
Process for fabricating an EEPROM device having a pocket substrate region

Image Number 4 for United States Patent #6376308.

A process for fabricating an EEPROM device having pocket substrate regions includes forming a pattern composite layer overlying a principal surface of a semiconductor substrate. The pattern composite layer includes a dielectric layer and a resist layer overlying the dielectric layer. Processing is carried out to reduce the lateral dimension of the resist layer relative to the dielectric layer thereby exposing an upper surface of the dielectric layer. A doping process is carried out in which dopants penetrate the exposed upper surface of the dielectric layer and enter the semiconductor substrate immediately below the exposed upper surface of the dielectric layer. Upon conforming the pocket regions, an oxidation process is carried out to form bit-line oxide regions in the semiconductor substrate.

  Recently Added Patents
Electrical box with adjustable mounting system
Methods and apparatus for timing synchronization for peer to peer devices operating in WWAN spectrum
Method for forming an integrated circuit
Percutaneous administration device of bisoprolol
Luggage interior
Phone and tablet stand
Audio signal transformatting
  Randomly Featured Patents
Television transmission system
Waterproofing membrane having release sheet cutting system
Security inspection door
Gamut conversion system and methods
Board game and method
Electrophotographic coated carrier particles and methods thereof
Power transmission mechanism equipped with fluid and centrifugal clutch
Styrene reduction agent
Perpendicular magnetic recording head and method of manufacturing the same