Resources Contact Us Home
Process for fabricating an EEPROM device having a pocket substrate region

Image Number 4 for United States Patent #6376308.

A process for fabricating an EEPROM device having pocket substrate regions includes forming a pattern composite layer overlying a principal surface of a semiconductor substrate. The pattern composite layer includes a dielectric layer and a resist layer overlying the dielectric layer. Processing is carried out to reduce the lateral dimension of the resist layer relative to the dielectric layer thereby exposing an upper surface of the dielectric layer. A doping process is carried out in which dopants penetrate the exposed upper surface of the dielectric layer and enter the semiconductor substrate immediately below the exposed upper surface of the dielectric layer. Upon conforming the pocket regions, an oxidation process is carried out to form bit-line oxide regions in the semiconductor substrate.

  Recently Added Patents
Analog to digital converter with increased sub-range resolution
Consistent retention and disposition of managed content and associated metadata
System and method for the heterologous expression of polyketide synthase gene clusters
Determination of copy number variations using binomial probability calculations
Process and apparatus for producing composite material that includes carbon nanotubes
Lighting elements
Method for producing (meth)acrylic anhydride, method for storing (meth)acrylic anhydride, and method for producing (meth)acrylate
  Randomly Featured Patents
Tear-opening caplet blister foil package
Presenting media content to a plurality of remote viewing devices
Windmill vane for wind powered generator
Combined closure and pouring spout therefor
System and method for detecting a device requiring power
Flow-reversing system for series connected reaction chambers
Service providing system
Assay method with enzyme electrode system
Low-profile folding, motorized treadmill
Controlling coagulum formation