Resources Contact Us Home
Process for fabricating an EEPROM device having a pocket substrate region

Image Number 4 for United States Patent #6376308.

A process for fabricating an EEPROM device having pocket substrate regions includes forming a pattern composite layer overlying a principal surface of a semiconductor substrate. The pattern composite layer includes a dielectric layer and a resist layer overlying the dielectric layer. Processing is carried out to reduce the lateral dimension of the resist layer relative to the dielectric layer thereby exposing an upper surface of the dielectric layer. A doping process is carried out in which dopants penetrate the exposed upper surface of the dielectric layer and enter the semiconductor substrate immediately below the exposed upper surface of the dielectric layer. Upon conforming the pocket regions, an oxidation process is carried out to form bit-line oxide regions in the semiconductor substrate.

  Recently Added Patents
Oral care implement accessory
Vehicle fender
3D solid-state arrangement for solid state memory
Media processing method and device
Coordinate locating method and apparatus
Method and apparatus for over-the-air activation of neighborhood cordless-type services
Method and apparatus for feeding a polyurethane mixture into hollow bodies
  Randomly Featured Patents
Method and system for pumping in an oil well
Saucer or similar article
Dual nozzle hydrotherapy jet with enhanced aeration
Detachable tailgate seat
Methods and apparatus for controlling devices in a networked lighting system
Building foundation with unique slab and wall assembly, external sump, and void retention dam
Wire containment cap
Data transmission method
Fluid exhaust silencer
Infant's curiosity article