Resources Contact Us Home
Process for fabricating an EEPROM device having a pocket substrate region

Image Number 4 for United States Patent #6376308.

A process for fabricating an EEPROM device having pocket substrate regions includes forming a pattern composite layer overlying a principal surface of a semiconductor substrate. The pattern composite layer includes a dielectric layer and a resist layer overlying the dielectric layer. Processing is carried out to reduce the lateral dimension of the resist layer relative to the dielectric layer thereby exposing an upper surface of the dielectric layer. A doping process is carried out in which dopants penetrate the exposed upper surface of the dielectric layer and enter the semiconductor substrate immediately below the exposed upper surface of the dielectric layer. Upon conforming the pocket regions, an oxidation process is carried out to form bit-line oxide regions in the semiconductor substrate.

  Recently Added Patents
Selecting a converter operating mode of a PA envelope power supply
Systems and methods for generating customized user interfaces
Semiconductor device and manufacturing method thereof
Memory cell and memory cell array using the same
Resin composition and molded article
Motion compensated overlay
Fluid conduit with PTC fabric heating
  Randomly Featured Patents
Cephem compounds
Archery arrow support device
Medicine vial organizer and carrier
Parametric ring emitter
Electronic keyboard instrument
Evaluating an electromagnetic field strength of an electromagnetic gate apparatus
Electric receptacle apparatus with replaceable protection module
Sheet supply device and image forming apparatus
Method and apparatus for high bandwidth multi-source interconnection using point-to-point buses
Spherical seed cores, spherical granules and process for production thereof