Resources Contact Us Home
Process for fabricating an EEPROM device having a pocket substrate region

Image Number 4 for United States Patent #6376308.

A process for fabricating an EEPROM device having pocket substrate regions includes forming a pattern composite layer overlying a principal surface of a semiconductor substrate. The pattern composite layer includes a dielectric layer and a resist layer overlying the dielectric layer. Processing is carried out to reduce the lateral dimension of the resist layer relative to the dielectric layer thereby exposing an upper surface of the dielectric layer. A doping process is carried out in which dopants penetrate the exposed upper surface of the dielectric layer and enter the semiconductor substrate immediately below the exposed upper surface of the dielectric layer. Upon conforming the pocket regions, an oxidation process is carried out to form bit-line oxide regions in the semiconductor substrate.

  Recently Added Patents
Methods and apparatus for determining a phase error in signals
Image forming apparatus and method for making density correction in a low resolution image based on edge determination
Method, device, and system for configuring component carrier in carrier aggregation scenario
Controller for soldering iron
Compositions and methods for concentrating and depleting microorganisms
Device for producing a connection grid with an integrated fuse
Churn prediction and management system
  Randomly Featured Patents
Music system, tone generator and musical tone-synthesizing method
Pressure regulator system
Method and apparatus for forming fiber webs
Surface texture for fibrous boards
Efficient distribution of a malware countermeasure
Inducible expression system
Charging device and an image forming apparatus using a charging device
Active maple seed flyer
Disc golf caddy
Variable ANR transform compression