Resources Contact Us Home
Process for fabricating an EEPROM device having a pocket substrate region

Image Number 4 for United States Patent #6376308.

A process for fabricating an EEPROM device having pocket substrate regions includes forming a pattern composite layer overlying a principal surface of a semiconductor substrate. The pattern composite layer includes a dielectric layer and a resist layer overlying the dielectric layer. Processing is carried out to reduce the lateral dimension of the resist layer relative to the dielectric layer thereby exposing an upper surface of the dielectric layer. A doping process is carried out in which dopants penetrate the exposed upper surface of the dielectric layer and enter the semiconductor substrate immediately below the exposed upper surface of the dielectric layer. Upon conforming the pocket regions, an oxidation process is carried out to form bit-line oxide regions in the semiconductor substrate.

  Recently Added Patents
Tap initialization of equalizer based on estimated channel impulse response
Thermal conductivity and phase transition heat transfer mechanism including optical element to be cooled by heat transfer of the mechanism
Cross-linkable compositions
Sheet member and method of manufacturing sheet member
Color stable manganese-doped phosphors
Semiconductor memory system having ECC circuit and controlling method thereof
Power control arrangement for long term evolution time division duplex method and apparatus
  Randomly Featured Patents
Heat exchanger tube
Blood pressure monitor
Tabletop housing for video monitor and peripherals
Encoding for efficient use of an upstream channel in burst mode
Production of ready-to-use solutions
Simultaneous immunoassay of multiple antigens and assay for cocaine metabolites
Method and system for testing multiple data packet transceivers together during a predetermined time interval
Maintenance method and system for plasma processing apparatus
Pump body with plunger pistons
Water filtering device and system