Resources Contact Us Home
Process for fabricating an EEPROM device having a pocket substrate region

Image Number 4 for United States Patent #6376308.

A process for fabricating an EEPROM device having pocket substrate regions includes forming a pattern composite layer overlying a principal surface of a semiconductor substrate. The pattern composite layer includes a dielectric layer and a resist layer overlying the dielectric layer. Processing is carried out to reduce the lateral dimension of the resist layer relative to the dielectric layer thereby exposing an upper surface of the dielectric layer. A doping process is carried out in which dopants penetrate the exposed upper surface of the dielectric layer and enter the semiconductor substrate immediately below the exposed upper surface of the dielectric layer. Upon conforming the pocket regions, an oxidation process is carried out to form bit-line oxide regions in the semiconductor substrate.

  Recently Added Patents
Cordless hand blender
Potato cultivar F10
Synthesizing VHDL multiple wait FSMS into RT level FSMS by preprocessing
Buried object detection in GPR images
Photoacoustic joulemeter utilizing beam deflection technique
Activated carbon cryogels and related methods
Techniques for performing translation of messages
  Randomly Featured Patents
Security document and method using invisible coded markings
Breath actuated dry powder inhaler
Multiple polyesterification process
3,5-Dichloropyridyl-2-oxy-phenoxy malonic acids and derivatives and herbicidal use thereof
Method of routing calls to peripheral devices
Data input and cursor control device
Shielded stationary phases
Isolated peptides to treat alpha-synuclein diseases
Battery supply control unit
Telephone set