Resources Contact Us Home
Process for fabricating an EEPROM device having a pocket substrate region

Image Number 4 for United States Patent #6376308.

A process for fabricating an EEPROM device having pocket substrate regions includes forming a pattern composite layer overlying a principal surface of a semiconductor substrate. The pattern composite layer includes a dielectric layer and a resist layer overlying the dielectric layer. Processing is carried out to reduce the lateral dimension of the resist layer relative to the dielectric layer thereby exposing an upper surface of the dielectric layer. A doping process is carried out in which dopants penetrate the exposed upper surface of the dielectric layer and enter the semiconductor substrate immediately below the exposed upper surface of the dielectric layer. Upon conforming the pocket regions, an oxidation process is carried out to form bit-line oxide regions in the semiconductor substrate.

  Recently Added Patents
Screw cover and seal
Projection optics for microlithography
Flexible flash commands
Method, apparatus and computer program product for constructing topic structure in instance message meeting
MEMS airflow sensor die incorporating additional circuitry on the die
Accurate gain implementation in CMOS sensor
Method for lowering power consumption in secure devices
  Randomly Featured Patents
Substrate for mounting an optical component, a method for producing the same, and an optical module using the same
Method and apparatus for reading data from a printed surface of heads in a head stack assembly
Polyamide and acrylic polymer coated glass fiber reinforcements, reinforced polymeric composites and a method of reinforcing a polymeric material
Fortune cookie machine
Backlight module and display device using the same
Method involving modified hot working for the production of a titanium alloy part
Process for preparing a semiconductor light-emitting device for mounting
Nerve stimulation device
Insulation configurations and method of increasing insulation efficiency
Fiber optic coupling of a microlens conditioned, stacked semiconductor laser diode array