Resources Contact Us Home
Process for fabricating an EEPROM device having a pocket substrate region

Image Number 4 for United States Patent #6376308.

A process for fabricating an EEPROM device having pocket substrate regions includes forming a pattern composite layer overlying a principal surface of a semiconductor substrate. The pattern composite layer includes a dielectric layer and a resist layer overlying the dielectric layer. Processing is carried out to reduce the lateral dimension of the resist layer relative to the dielectric layer thereby exposing an upper surface of the dielectric layer. A doping process is carried out in which dopants penetrate the exposed upper surface of the dielectric layer and enter the semiconductor substrate immediately below the exposed upper surface of the dielectric layer. Upon conforming the pocket regions, an oxidation process is carried out to form bit-line oxide regions in the semiconductor substrate.

  Recently Added Patents
Semiconductor device and method for manufacturing the same
Semiconductor assembly and semiconductor package including a solder channel
Case for electronic device
Method and system for modeling a common-language speech recognition, by a computer, under the influence of a plurality of dialects
Markers of acute myeloid leukemia stem cells
System and method for controlling a wireless device
Sperm factor sequences
  Randomly Featured Patents
Shading device for welding helmet
Flat panel display device and method of forming passivation film in the flat panel display device
Method of routing in an asynchronous transfer mode network
Lamp driving apparatus, backlight assembly and liquid crystal display device using the same
Method and apparatus for pulse shaping
Tire tread
Automatic fuel saver
Vacuum tool for installing valve spring retainer and keys
Weld joint for soot blower lance tube
FIFO clock