Resources Contact Us Home
Process for fabricating an EEPROM device having a pocket substrate region

Image Number 4 for United States Patent #6376308.

A process for fabricating an EEPROM device having pocket substrate regions includes forming a pattern composite layer overlying a principal surface of a semiconductor substrate. The pattern composite layer includes a dielectric layer and a resist layer overlying the dielectric layer. Processing is carried out to reduce the lateral dimension of the resist layer relative to the dielectric layer thereby exposing an upper surface of the dielectric layer. A doping process is carried out in which dopants penetrate the exposed upper surface of the dielectric layer and enter the semiconductor substrate immediately below the exposed upper surface of the dielectric layer. Upon conforming the pocket regions, an oxidation process is carried out to form bit-line oxide regions in the semiconductor substrate.

  Recently Added Patents
Microcapsules, their use and processes for their manufacture
High frequency vertical spring probe
Locking flange
Temporal document trainer and method
Systems, methods, and apparatus to determine physical location and routing within a field of low power beacons
Liquid low temperature injection molding process
  Randomly Featured Patents
Functionalized catalyst supports and supported catalyst systems
MOSFET well biasing scheme that mitigates body effect
Impact absorbing equestrian saddle pad
Combined television set and video tape recorder
Method and apparatus for applying customized rating adjustments to transaction charges
Welding electrode
Optical reader for classifying an image
CMOS embedded high voltage transistor
Air filtration arrangements having fluted media constructions and methods
Well sealing device