Resources Contact Us Home
Process for fabricating an EEPROM device having a pocket substrate region

Image Number 4 for United States Patent #6376308.

A process for fabricating an EEPROM device having pocket substrate regions includes forming a pattern composite layer overlying a principal surface of a semiconductor substrate. The pattern composite layer includes a dielectric layer and a resist layer overlying the dielectric layer. Processing is carried out to reduce the lateral dimension of the resist layer relative to the dielectric layer thereby exposing an upper surface of the dielectric layer. A doping process is carried out in which dopants penetrate the exposed upper surface of the dielectric layer and enter the semiconductor substrate immediately below the exposed upper surface of the dielectric layer. Upon conforming the pocket regions, an oxidation process is carried out to form bit-line oxide regions in the semiconductor substrate.

  Recently Added Patents
Method of providing tailor-made software for hospital departments
Display window with level of service graphical user interface
Targeting agents for enhancing radiation therapy
Methods for predicting cardiac toxicity
Complete context search system
System and method for providing advice to consumer regarding a payment transaction
Browsing or searching user interfaces and other aspects
  Randomly Featured Patents
2-[5-(3-Trifluoromethylphenyl)2-furyl]imidazole hydrochloride
Muffler diffuser
Teaching sin and cosine instrument
Image display apparatus and X-ray computed tomography apparatus
Battery housing
Shoe outsole
Fiber type light wave-length converting apparatus
Container valve lid
Braille printing apparatus
Correction tape dispenser