Resources Contact Us Home
Process for fabricating an EEPROM device having a pocket substrate region

Image Number 4 for United States Patent #6376308.

A process for fabricating an EEPROM device having pocket substrate regions includes forming a pattern composite layer overlying a principal surface of a semiconductor substrate. The pattern composite layer includes a dielectric layer and a resist layer overlying the dielectric layer. Processing is carried out to reduce the lateral dimension of the resist layer relative to the dielectric layer thereby exposing an upper surface of the dielectric layer. A doping process is carried out in which dopants penetrate the exposed upper surface of the dielectric layer and enter the semiconductor substrate immediately below the exposed upper surface of the dielectric layer. Upon conforming the pocket regions, an oxidation process is carried out to form bit-line oxide regions in the semiconductor substrate.

  Recently Added Patents
Method and system for generating and displaying an interactive dynamic selective view of multiply connected objects
Mobile communication device and method for providing positioning information
Triazole derivatives as ghrelin analogue ligands of growth hormone secretagogue receptors
Transmission device
Passive charge cord release system for an electric vehicle
Method for programming non-volatile memory device and apparatuses performing the method
System and method for predicting remaining useful life of device components
  Randomly Featured Patents
Electronic instrument for scheduled data handling
Cleaning condensates from multi-effect evaporator of cellulose pulp waste liquors
Image input apparatus
Manifold for replacing relief valves
Vibration dampening suspension device for the cab of a truck vehicle
Thermal cycling device with mechanism for ejecting sample well trays
Process for manufacturing electrochemical cells
Reformer control
Method for binding a program module
Locking shelf