Resources Contact Us Home
Process for fabricating an EEPROM device having a pocket substrate region

Image Number 4 for United States Patent #6376308.

A process for fabricating an EEPROM device having pocket substrate regions includes forming a pattern composite layer overlying a principal surface of a semiconductor substrate. The pattern composite layer includes a dielectric layer and a resist layer overlying the dielectric layer. Processing is carried out to reduce the lateral dimension of the resist layer relative to the dielectric layer thereby exposing an upper surface of the dielectric layer. A doping process is carried out in which dopants penetrate the exposed upper surface of the dielectric layer and enter the semiconductor substrate immediately below the exposed upper surface of the dielectric layer. Upon conforming the pocket regions, an oxidation process is carried out to form bit-line oxide regions in the semiconductor substrate.

  Recently Added Patents
Implementing state-of-the-art gate transistor, sidewall profile/angle control by tuning gate etch process recipe parameters
Motor with power-generation coil module
Method and apparatus for networked modems
Gas cap removal tool
Image processing apparatus and image processing method
Methods and compositions for inhibition of neutrophil exocytosis
MiR 204, miR 211, their anti-miRs, and therapeutic uses of same
  Randomly Featured Patents
Dental syringe apparatus
Fastener driving device with improved countersink adjusting mechanism
Method for generating a slide show of an image
Caulking accessory
Computer system and method for transferring executables between partitions
Material reduction apparatus
Method for melting a photographic composition gel to a sol using microwave energy
Sheet fed printer for a hand held terminal
Flexible ribbon guide means
Method of making vaginal diaphragm