Resources Contact Us Home
Process for fabricating an EEPROM device having a pocket substrate region

Image Number 4 for United States Patent #6376308.

A process for fabricating an EEPROM device having pocket substrate regions includes forming a pattern composite layer overlying a principal surface of a semiconductor substrate. The pattern composite layer includes a dielectric layer and a resist layer overlying the dielectric layer. Processing is carried out to reduce the lateral dimension of the resist layer relative to the dielectric layer thereby exposing an upper surface of the dielectric layer. A doping process is carried out in which dopants penetrate the exposed upper surface of the dielectric layer and enter the semiconductor substrate immediately below the exposed upper surface of the dielectric layer. Upon conforming the pocket regions, an oxidation process is carried out to form bit-line oxide regions in the semiconductor substrate.

  Recently Added Patents
Dispensing of restricted goods
Antimicrobial polysiloxane materials containing metal species
Processing abstract derived entities defined in a data abstraction model
Radio communication system, base station device and mobile station device utilizing an intermittent reception
Topology discovery, control channel establishment, and datapath provisioning within an aggregation network with centralized control
Method of enhancing corrosion resistance of hollow vessels
Image processing apparatus, image processing system, and image processing method
  Randomly Featured Patents
Self-exciting step-up converter
Safety monitoring mechanism of a wafer fabrication platform
High availability via data services
Method and apparatus for supporting a crankshaft in a grinding machine for grinding the crankpins of the crankshaft
Process for the preparation of polyurethane foams
Device for conveying waste in a pyrolysis reactor
Substrate and production method thereof
Micromachine production method