Resources Contact Us Home
Reduction of noise in memory integrated circuits with dedicate power supply bus and ground bus for sense amplifiers

Image Number 5 for United States Patent #6366513.

A memory integrated circuit (100) includes a core cell array (102) having a plurality of core cells for storing data in one of a plurality of states, a plurality of power supply buses (140, 142, 144, 146) including a sensing power supply bus (144) and a sensing ground bus (146) dedicated to sensing states of core cells. The integrated circuit firther includes a sense threshold generating circuit (126) which generates a sense threshold signal in response to a power supply potential on the sensing power supply bus and a ground potential of the sensing ground bus. The integrated circuit still further includes a plurality of sense amplifiers (108) which detect the states of core cells in relation to the sense threshold signal. The sense amplifiers are coupled to the sensing power supply bus and the sensing ground bus so that substantially all power supply noise at the plurality of sense amplifiers and the sense threshold generator is common node noise.

  Recently Added Patents
Controller interface providing improved data reliability
Image processing apparatus, method, and storage medium for performing soft proof processing
Semiconductor devices having multi-width isolation layer structures
Film, polarizing plate and display device, and method of manufacturing film
Fuel-based injection control
Owner-brokered knowledge sharing machine
Micro vein enhancer
  Randomly Featured Patents
Shaft rod and a heald frame for a loom
LED lighting device
Remote controller for tape recorder
Enzyme-mediated modification of fibrin for tissue engineering
Whole poultry egg analogue composition and method
Pull-out drawer apparatus
Discharge valve and baffle assembly for a refrigeration system
Water blown, energy absorbing foams
Isolation liquid layer retention device
Cleaning apparatus