Resources Contact Us Home
Reduction of noise in memory integrated circuits with dedicate power supply bus and ground bus for sense amplifiers

Image Number 5 for United States Patent #6366513.

A memory integrated circuit (100) includes a core cell array (102) having a plurality of core cells for storing data in one of a plurality of states, a plurality of power supply buses (140, 142, 144, 146) including a sensing power supply bus (144) and a sensing ground bus (146) dedicated to sensing states of core cells. The integrated circuit firther includes a sense threshold generating circuit (126) which generates a sense threshold signal in response to a power supply potential on the sensing power supply bus and a ground potential of the sensing ground bus. The integrated circuit still further includes a plurality of sense amplifiers (108) which detect the states of core cells in relation to the sense threshold signal. The sense amplifiers are coupled to the sensing power supply bus and the sensing ground bus so that substantially all power supply noise at the plurality of sense amplifiers and the sense threshold generator is common node noise.

  Recently Added Patents
Synchronous rectifier network unit circuit and method
Method of operating a split gate flash memory cell with coupling gate
Pipe coupling
Coated article and method for making the same
Blocky hydroxyethylcellulose, derivatives thereof, process of making and uses thereof
Semiconductor apparatus
  Randomly Featured Patents
Hair brush
Type segment for printing roll
Steam expandable polymeric composition and method
Image processing systems
Domed wafer reactor vessel window with reduced stress at atmospheric and above atmospheric pressures
Flat panel TV screen frame system
Magazine loading assistance apparatus
Alkaline primary battery including a spherical nickel oxyhydroxide
Scanning lens system
Chrysanthemum plant named `Sound`