Resources Contact Us Home
Reduction of noise in memory integrated circuits with dedicate power supply bus and ground bus for sense amplifiers

Image Number 2 for United States Patent #6366513.

A memory integrated circuit (100) includes a core cell array (102) having a plurality of core cells for storing data in one of a plurality of states, a plurality of power supply buses (140, 142, 144, 146) including a sensing power supply bus (144) and a sensing ground bus (146) dedicated to sensing states of core cells. The integrated circuit firther includes a sense threshold generating circuit (126) which generates a sense threshold signal in response to a power supply potential on the sensing power supply bus and a ground potential of the sensing ground bus. The integrated circuit still further includes a plurality of sense amplifiers (108) which detect the states of core cells in relation to the sense threshold signal. The sense amplifiers are coupled to the sensing power supply bus and the sensing ground bus so that substantially all power supply noise at the plurality of sense amplifiers and the sense threshold generator is common node noise.

  Recently Added Patents
Communication system and time synchronization method
Graphical communication user interface with graphical position user input mechanism for selecting a display image
Image forming apparatus and warming up method thereof
Matching engine for comparing data feeds with user profile criteria
Serving base station selection based on backhaul capability
Rim for a TV receiver
Mobile tablet information handling system support
  Randomly Featured Patents
Techniques to determine transmitter power
Method of fabricating a plug
Telephone set or similar article
Drive belt of trapezoidal cross-section
Wire protecting shield
Primary N-hydroxylamines
Semiconductor memory device
Optical food probe
Equal response axle
Plasma etch process