Resources Contact Us Home
Clock tree topology

Image Number 3 for United States Patent #6353352.

A clock tree topology distributes a clock signal from a single input terminal 400 to three terminals 421-423 with an equal phase delay. The topology includes four lines 401-404 connected together at a first end 450 with adjacent lines forming right angles. A second end of the line 404 forms the clock signal input terminal 400. A second end of the remaining lines 401-403 are connected to first ends of lines 411-413. Second ends of the lines 411-413 form the terminals 421-423. A right angle is formed between each of the lines 401-403 and the respective one of the lines 411-413 to which it connects.

  Recently Added Patents
Methods and systems for detecting icing conditions
Header rail for a shower screen or the like
Target trading system and method
Method of motion correction in optical coherence tomography imaging
Variety corn line NPAA2675
Light-emitting device with a spacer at bottom surface
Variants of a family 44 xyloglucanase
  Randomly Featured Patents
Method and apparatus for detecting vulnerable atherosclerotic plaque
User readability improvement for dynamic updating of search results
Method of constructing a padmounted distribution transformer
Cargo positioning frame
Aromatic amine derivative and organic electroluminescence device
Photo-polymerization type photo-sensitive electrode paste composition for plasma display panel and fabricating method thereof
Processes for preparing a non-conductive substrate for electroplating
Process for the melting and directional solidification of metals
Fishing rig
Electrical heating unit with flattened embedded heating coil