Resources Contact Us Home
Clock tree topology

Image Number 3 for United States Patent #6353352.

A clock tree topology distributes a clock signal from a single input terminal 400 to three terminals 421-423 with an equal phase delay. The topology includes four lines 401-404 connected together at a first end 450 with adjacent lines forming right angles. A second end of the line 404 forms the clock signal input terminal 400. A second end of the remaining lines 401-403 are connected to first ends of lines 411-413. Second ends of the lines 411-413 form the terminals 421-423. A right angle is formed between each of the lines 401-403 and the respective one of the lines 411-413 to which it connects.

  Recently Added Patents
Upbound input/output expansion request and response processing in a PCIe architecture
Sprayer having water-tight function
Fibres and nonwoven prepared from polypropylene having a large dispersity index
Gas decomposition apparatus and method for decomposing gas
Shower caddy
Theft deterrent apparatus with removable pin
System and method for scoring illness complexity to predict healthcare cost
  Randomly Featured Patents
Integrated circuit system for analog signal storing and recovery incorporating read while writing voltage program method
Expanded PTFE articles and method of making same
Beam strain gauge
Helmet attachment
Ablation mask and use thereof
Method of making a lithographic printing plate
Appliance control system with cycle selection detection
Truck bed extension/ramp
Acoustic transducer system
Polymer thickened hair colouring and bleaching compositions