Resources Contact Us Home
Clock tree topology

Image Number 3 for United States Patent #6353352.

A clock tree topology distributes a clock signal from a single input terminal 400 to three terminals 421-423 with an equal phase delay. The topology includes four lines 401-404 connected together at a first end 450 with adjacent lines forming right angles. A second end of the line 404 forms the clock signal input terminal 400. A second end of the remaining lines 401-403 are connected to first ends of lines 411-413. Second ends of the lines 411-413 form the terminals 421-423. A right angle is formed between each of the lines 401-403 and the respective one of the lines 411-413 to which it connects.

  Recently Added Patents
Inhibition of neovascularization by cerium oxide nanoparticles
Method for fabrication deep trench isolation structure
Lens apparatus and image-pickup apparatus
Short synthesis of tolterodin, intermediates and metabolites
Semiconductor memory device and method of operating the same
Material based on carbon and silicon nanotubes that can be used in negative electrodes for lithium batteries
Horizontal tanning bed
  Randomly Featured Patents
Method and apparatus for controlling pump powers of broadband Raman amplifiers in optical transmission systems incorporating virtual channels to reduce noise
Information-signal recording and reproducing apparatus
Resonant converter circuit with suppression of transients during changes in operating condition
Plasma display apparatus and image processing method thereof
Contact detection apparatus and pinch prevention apparatus
Protective guard for a utility knife
Method of treating polyester material for rubber reinforcement
Method of making an agglomeration of fused microspheres
Method for executing menu in mobile terminal and mobile terminal thereof
Carboxylic acid esters for combating pests