Resources Contact Us Home
Clock tree topology

Image Number 3 for United States Patent #6353352.

A clock tree topology distributes a clock signal from a single input terminal 400 to three terminals 421-423 with an equal phase delay. The topology includes four lines 401-404 connected together at a first end 450 with adjacent lines forming right angles. A second end of the line 404 forms the clock signal input terminal 400. A second end of the remaining lines 401-403 are connected to first ends of lines 411-413. Second ends of the lines 411-413 form the terminals 421-423. A right angle is formed between each of the lines 401-403 and the respective one of the lines 411-413 to which it connects.

  Recently Added Patents
Bullet lens design for the dasal seeker
Wireless updating of hearing devices
Compression molding method and reinforced thermoplastic parts molded thereby
Method and system for prioritizing points of interest for display in a map using category score
Rotating sunlight/light beam for fractional/beneficial use
Processing biomass
Method for controlled layer transfer
  Randomly Featured Patents
Adaptive video centroid tracker
Procedure and equipment for destroying waste by plasma technique
Immunogenic substances comprising a polyinosinic acid--polycytidilic acid based adjuvant
Metal powder production
Laminate and method for protecting books
System and device for connecting and adjusting two cables
W/O emulsion ink for inkjet
Faucet base
Thermoplastic structural piece containing welded portion
Reduction of propagation delay dependence on supply voltage in a digital circuit