Resources Contact Us Home
Clock tree topology

Image Number 3 for United States Patent #6353352.

A clock tree topology distributes a clock signal from a single input terminal 400 to three terminals 421-423 with an equal phase delay. The topology includes four lines 401-404 connected together at a first end 450 with adjacent lines forming right angles. A second end of the line 404 forms the clock signal input terminal 400. A second end of the remaining lines 401-403 are connected to first ends of lines 411-413. Second ends of the lines 411-413 form the terminals 421-423. A right angle is formed between each of the lines 401-403 and the respective one of the lines 411-413 to which it connects.

  Recently Added Patents
3D solid-state arrangement for solid state memory
Method and system for constructing a customized web analytics application
Apparatus for counting particles in a gas
Method of forming solderable side-surface terminals of quad no-lead frame (QFN) integrated circuit packages
Evaluating programmer efficiency in maintaining software systems
System and method for configuring software applications in a motor vehicle
Communication device and two-dimensional communication system using the same
  Randomly Featured Patents
Optical fiber access network and commuication protection method thereof
Disrupter ejection and recovery system and method therefor
1-Acetylaminotricyclo [,5 ] undecane and process for the preparation thereof
Method of joining pipes
Inhalation method and apparatus
Preference information-based metrics
Durable graphite connector and method for manufacturing thereof
Wheel for in-line skates
Basic common optical cell configuration of dual cavities for optical tunable devices
Combination saveall and blowbox system