Resources Contact Us Home
Clock tree topology

Image Number 3 for United States Patent #6353352.

A clock tree topology distributes a clock signal from a single input terminal 400 to three terminals 421-423 with an equal phase delay. The topology includes four lines 401-404 connected together at a first end 450 with adjacent lines forming right angles. A second end of the line 404 forms the clock signal input terminal 400. A second end of the remaining lines 401-403 are connected to first ends of lines 411-413. Second ends of the lines 411-413 form the terminals 421-423. A right angle is formed between each of the lines 401-403 and the respective one of the lines 411-413 to which it connects.

  Recently Added Patents
Floor standing rack
Method and apparatus for managing backup channel in multi-channel environment
Arcuate motion control in electrostatic actuators
Method and device for extracting vapors in an injection molding machine
Selection of hash lookup keys for efficient retrieval
Modular connector for touch sensitive device
Semiconductor device
  Randomly Featured Patents
Surf fin fixing system
Panel made of synthetic resin for automobile
Telecommunication system
Album binding device and method of binding
Plate brick for sliding gate valve
Device photosensitive to infra-red radiation
Hydrodearomatization of middle distillate hydrocarbons
Method for manufacturing steel
Housing for a communication device
Semiconductor memory device and method of manufacturing the same