Resources Contact Us Home
Clock tree topology

Image Number 3 for United States Patent #6353352.

A clock tree topology distributes a clock signal from a single input terminal 400 to three terminals 421-423 with an equal phase delay. The topology includes four lines 401-404 connected together at a first end 450 with adjacent lines forming right angles. A second end of the line 404 forms the clock signal input terminal 400. A second end of the remaining lines 401-403 are connected to first ends of lines 411-413. Second ends of the lines 411-413 form the terminals 421-423. A right angle is formed between each of the lines 401-403 and the respective one of the lines 411-413 to which it connects.

  Recently Added Patents
Circuitry testing module and circuitry testing device
Method and system for associating a cell-sector with time-dependent location parameters
Newly identified human rhinovirus of HRV-C and methods and kits for detecting HRV-Cs
Polymeric compositions including their uses and methods of production
Selective high frequency spinal cord modulation for inhibiting pain with reduced side effects, and associated systems and methods
  Randomly Featured Patents
Racing amusement ride
Variable multi-stage waveform detector
Method and system for efficient annotation of object trajectories in image sequences
Method for manufacturing photomask using self-assembled molecule layer
Solid-state imaging device having transimpedance amplifier
Apparatus for processing irregularly-shaped letters in a thermal printer
Ancillary device with an air turbine for taxiing an aircraft on the ground
Placement device for placing decorative elements on a textile or non-textile sheet material