Resources Contact Us Home
Clock tree topology

Image Number 3 for United States Patent #6353352.

A clock tree topology distributes a clock signal from a single input terminal 400 to three terminals 421-423 with an equal phase delay. The topology includes four lines 401-404 connected together at a first end 450 with adjacent lines forming right angles. A second end of the line 404 forms the clock signal input terminal 400. A second end of the remaining lines 401-403 are connected to first ends of lines 411-413. Second ends of the lines 411-413 form the terminals 421-423. A right angle is formed between each of the lines 401-403 and the respective one of the lines 411-413 to which it connects.

  Recently Added Patents
Visual physician office systems and methods
Context-sensitive views
Head shield
Method, device, and system for configuring component carrier in carrier aggregation scenario
Method for treating hyperglycemia
Semiconductor unit having a power semiconductor and semiconductor apparatus using the same
  Randomly Featured Patents
Knockdown arm chair
Crystallization mask, crystallization method, and method of manufacturing thin film transistor including crystallized semiconductor
Water-cooled internal combustion engine with direct fuel injection
Method for leadless die interconnect without substrate cavity
Systems and methods to port controller state and context in an open operating system
Method and system for creating and displaying images including pop-up images on a visual display
Isolation and characterization of Agouti: a diabetes/obesity related gene
Heat shield assembly for aircraft wheel and brake assembly
Coupling device for portable terminal
Container for superconducting apparatus and superconducting apparatus