Resources Contact Us Home
Clock tree topology

Image Number 3 for United States Patent #6353352.

A clock tree topology distributes a clock signal from a single input terminal 400 to three terminals 421-423 with an equal phase delay. The topology includes four lines 401-404 connected together at a first end 450 with adjacent lines forming right angles. A second end of the line 404 forms the clock signal input terminal 400. A second end of the remaining lines 401-403 are connected to first ends of lines 411-413. Second ends of the lines 411-413 form the terminals 421-423. A right angle is formed between each of the lines 401-403 and the respective one of the lines 411-413 to which it connects.

  Recently Added Patents
Pointer display device, pointer display/detection method, pointer display/detection program and information apparatus
Automatic setup of reflector instances
Load balancing for parallel tasks
Image processing device and information storage medium including motion vector information calculation
Reliable and accurate usage detection of a software application
Local call local switching at handover
  Randomly Featured Patents
Method for treating bottom ash
Slurrying apparatus including grinding and separating means
Ceiling tile replacing and positioning apparatus
Combined hand stamp mount and rubber stamp
Apparatus and method for chemical modulation
Dryer console
Blade attachment structure for gas turbine rotor
Method for producing halogenated 2-(3-butenylsulphanyl)-1,3-thiazoles
Method of manufacturing isolated semiconductor devices
Thermal trap for gaseous materials