Resources Contact Us Home
Clock tree topology

Image Number 3 for United States Patent #6353352.

A clock tree topology distributes a clock signal from a single input terminal 400 to three terminals 421-423 with an equal phase delay. The topology includes four lines 401-404 connected together at a first end 450 with adjacent lines forming right angles. A second end of the line 404 forms the clock signal input terminal 400. A second end of the remaining lines 401-403 are connected to first ends of lines 411-413. Second ends of the lines 411-413 form the terminals 421-423. A right angle is formed between each of the lines 401-403 and the respective one of the lines 411-413 to which it connects.

  Recently Added Patents
Nacelle cover
Imaging apparatus for calculating a histogram to adjust color balance
Systems and methods for arranging and labeling cardiac episodes
Crystalline solvates of 6-(piperidin-4-yloxy)-2H-isoquinolin-1-one hydrochloride
Techniques for performing translation of messages
System and method for deriving cell global identity information
Upstream channel bonding in a cable communications system
  Randomly Featured Patents
Protective cover for motor vehicles
Clock distribution architecture with spread spectrum
Process of making acceptable mozzarella cheese without aging
DC-DC converter including switching frequency control circuit
Set for wall mounting sanitary wares
Abrasive articles
Combined vacuum pump load-lock assembly
End-to-end frame quality classification
Device and method for transferring motion pictures to a photosensitive material
Balanced bearing assembly