Resources Contact Us Home
Clock tree topology

Image Number 3 for United States Patent #6353352.

A clock tree topology distributes a clock signal from a single input terminal 400 to three terminals 421-423 with an equal phase delay. The topology includes four lines 401-404 connected together at a first end 450 with adjacent lines forming right angles. A second end of the line 404 forms the clock signal input terminal 400. A second end of the remaining lines 401-403 are connected to first ends of lines 411-413. Second ends of the lines 411-413 form the terminals 421-423. A right angle is formed between each of the lines 401-403 and the respective one of the lines 411-413 to which it connects.

  Recently Added Patents
Display module
Image forming apparatus, control method, and storage medium
Refuelable battery-powered electric vehicle
Navigating applications using side-mounted touchpad
Method for conductivity control of (Al,In,Ga,B)N
Method and device for determining a set of frequencies that can be used for transmitting information between radio transceivers of a network operating with frequency hopping
Selecting input/output components of a mobile terminal
  Randomly Featured Patents
Battery operated airbrush
Optical disk drive and method for use with an optical disk drive for determining the disk characteristic
Water-soluble fibre-reactive phthalocyanine compounds
Implicit signaling for split-toi for service guide
Branch connector
Communication between components of a machine
Method for control of ground bounce above an internal ground plane in a short-wire board test fixture
Shielded connector housing for use with a multiconductor shielded cable
Pressure relief and vacuum vent valve
Dielectric deposition and etch back processes for bottom up gapfill