Resources Contact Us Home
Clock tree topology

Image Number 3 for United States Patent #6353352.

A clock tree topology distributes a clock signal from a single input terminal 400 to three terminals 421-423 with an equal phase delay. The topology includes four lines 401-404 connected together at a first end 450 with adjacent lines forming right angles. A second end of the line 404 forms the clock signal input terminal 400. A second end of the remaining lines 401-403 are connected to first ends of lines 411-413. Second ends of the lines 411-413 form the terminals 421-423. A right angle is formed between each of the lines 401-403 and the respective one of the lines 411-413 to which it connects.

  Recently Added Patents
Methods and apparatus for ultrasonic cleaning
Dynamically updating privacy settings in a social network
Color image display device, color filter substrate, color pixel array substrate, and electronic device
Powder for layerwise manufacturing of objects
System and method for multi-threaded OFDM channel equalizer
Means to securely fixate pacing leads and/or sensors in vessels
Integrated touch screen
  Randomly Featured Patents
Continuous manufacture of gelled microprecipitated dispersion melts
Process for fluid catalytic cracking of heavy fraction oil
Control apparatus for a vehicular alternator
Window component extrusion or similar article
Welding equipment
Recursive locking of a thread-shared resource
Secure push and status communication between client and server
Composite web material
Method of fabricating a semiconductor device
Image data inputting system for image processing apparatus