Resources Contact Us Home
Clock tree topology

Image Number 3 for United States Patent #6353352.

A clock tree topology distributes a clock signal from a single input terminal 400 to three terminals 421-423 with an equal phase delay. The topology includes four lines 401-404 connected together at a first end 450 with adjacent lines forming right angles. A second end of the line 404 forms the clock signal input terminal 400. A second end of the remaining lines 401-403 are connected to first ends of lines 411-413. Second ends of the lines 411-413 form the terminals 421-423. A right angle is formed between each of the lines 401-403 and the respective one of the lines 411-413 to which it connects.

  Recently Added Patents
Flat panel crystal display employing simultaneous charging of main and subsidiary pixel electrodes
Content display system
Semiconductor device including a clock generating circuit for generating an internal signal having a coarse delay line, a fine delay line and a selector circuit
Memory device having collaborative filtering to reduce noise
Mobile phone
HSP20 inhibits amyloidogenesis and neurotoxicity
Concentration measuring apparatus for hydrogen sulfide in gas flow, and method for determining sulfide ion
  Randomly Featured Patents
Stormwater filtration systems
Large area inkjet printhead
Information processing apparatus and locus data recognition method
Biphenyloxyacetic acid derivatives for the treatment of respiratory disease
Steerable drogue
Portable battery
Sealing device of delivery valve for fuel injection units
Method for scanning and recording a plurality of original pictures simultaneously
Block for contstructing retaining wall and constructed retaining wall structure
Apparatus for producing undercut tubular synthetic plastic articles