Resources Contact Us Home
Clock tree topology

Image Number 3 for United States Patent #6353352.

A clock tree topology distributes a clock signal from a single input terminal 400 to three terminals 421-423 with an equal phase delay. The topology includes four lines 401-404 connected together at a first end 450 with adjacent lines forming right angles. A second end of the line 404 forms the clock signal input terminal 400. A second end of the remaining lines 401-403 are connected to first ends of lines 411-413. Second ends of the lines 411-413 form the terminals 421-423. A right angle is formed between each of the lines 401-403 and the respective one of the lines 411-413 to which it connects.

  Recently Added Patents
Low-complexity motion vector prediction systems and methods
Tab visibility
Lubricant composition and antioxident composition
Architecture, system and method for testing resistive type memory
Steering wheel
Method and system for detecting center pivot collision
  Randomly Featured Patents
Towel holder
Dual side cleaning and traversing screen filtration system
Electrochemical cell having multiplate electrodes with differing discharge rate regions
Steam condensing apparatus with freeze-protected vent condenser
Storage vessel and method of assembly
Multiple action print head control circuit for a dot matrix printer
Inverter startup circuit
Undercar assembly for a railcar
No-smoke ashtray
New Guinea Impatiens plant named `Odynestor`