Resources Contact Us Home
Clock tree topology

Image Number 3 for United States Patent #6353352.

A clock tree topology distributes a clock signal from a single input terminal 400 to three terminals 421-423 with an equal phase delay. The topology includes four lines 401-404 connected together at a first end 450 with adjacent lines forming right angles. A second end of the line 404 forms the clock signal input terminal 400. A second end of the remaining lines 401-403 are connected to first ends of lines 411-413. Second ends of the lines 411-413 form the terminals 421-423. A right angle is formed between each of the lines 401-403 and the respective one of the lines 411-413 to which it connects.

  Recently Added Patents
Fusion of road geometry model information gathered from disparate sources
Electronic circuit having shared leakage current reduction circuits
Image forming apparatus, image forming method, and computer readable medium for identifying target-recording element using detection pattern
Formation of an optical waveguide
Method and device for managing devices in device management system
Reflective non-invasive sensor
Light-source control device, light-source control method, image reading device, and image forming apparatus
  Randomly Featured Patents
eFuse with partial SiGe layer and design structure therefor
Transducer positioning device
Composite material for tissue repair
Printed web and method for making
Device for the surface treatment of film webs by means of electrical corona discharge
Nail beating depth adjuster
Loaded-board, guided-probe test fixture
Azabicyclic ether derivatives and their use as therapeutic agents
Apparatus and method for calculating simulation coverage
Undersink shield