Resources Contact Us Home
Clock tree topology

Image Number 3 for United States Patent #6353352.

A clock tree topology distributes a clock signal from a single input terminal 400 to three terminals 421-423 with an equal phase delay. The topology includes four lines 401-404 connected together at a first end 450 with adjacent lines forming right angles. A second end of the line 404 forms the clock signal input terminal 400. A second end of the remaining lines 401-403 are connected to first ends of lines 411-413. Second ends of the lines 411-413 form the terminals 421-423. A right angle is formed between each of the lines 401-403 and the respective one of the lines 411-413 to which it connects.

  Recently Added Patents
Surfcraft fin
Fringe field switching mode liquid crystal display panel
Non-disruptive configuration of a virtualization controller in a data storage system
Droplet generation and detection device, and droplet control device
Soliciting first party in communication session to maintain call when degradation of connection to second party is anticipated
Measurement protocol for a medical technology apparatus
  Randomly Featured Patents
Heating jacket assembly with field replaceable thermostat
Method of incorporating cosmetic pigments and bases into products containing oil and water phases
Steam-resistant cable such as steam-resistant optical fiber cable
NTSC interference rejection filter
Very high color rendition fluorescent lamps
Process for producing interferon
Portable drip containment device apparatus and method
Domain wall displacement detection system magneto-optical recording medium and its manufacturing method
Fluid quench housing assembly with external flow adjustment
Triple slow cooker