Resources Contact Us Home
Clock tree topology

Image Number 3 for United States Patent #6353352.

A clock tree topology distributes a clock signal from a single input terminal 400 to three terminals 421-423 with an equal phase delay. The topology includes four lines 401-404 connected together at a first end 450 with adjacent lines forming right angles. A second end of the line 404 forms the clock signal input terminal 400. A second end of the remaining lines 401-403 are connected to first ends of lines 411-413. Second ends of the lines 411-413 form the terminals 421-423. A right angle is formed between each of the lines 401-403 and the respective one of the lines 411-413 to which it connects.

  Recently Added Patents
Pausing a VoiceXML dialog of a multimodal application
Method and device for managing subscriber connection
Surfcraft fin
Method for generating multi-antenna signals
Calibration of quadrature imbalances using wideband signals
Power management method for reducing power of host when turning off main monitor and computer system applying the same
Headset electronics
  Randomly Featured Patents
Partial coil-in-coil tubing
Gas measuring apparatus with means to reduce thermal radiation effects
Pulse oximetry sensor with fiberoptic signal transmission
Process for absorbing polar materials using transamidated poly-2-oxazoline compositions
Retinal cell transplant
System and method for providing automatic load balancing and redundancy in access port adoption
Multi-layer fuel and vapor tube
Composite tonneau cover of pick-up truck
Triglyceride-lowering agent and hyperinsulinism-ameliorating agent
Automatic mechanism for flush and raising toilet seat