Resources Contact Us Home
Clock tree topology

Image Number 3 for United States Patent #6353352.

A clock tree topology distributes a clock signal from a single input terminal 400 to three terminals 421-423 with an equal phase delay. The topology includes four lines 401-404 connected together at a first end 450 with adjacent lines forming right angles. A second end of the line 404 forms the clock signal input terminal 400. A second end of the remaining lines 401-403 are connected to first ends of lines 411-413. Second ends of the lines 411-413 form the terminals 421-423. A right angle is formed between each of the lines 401-403 and the respective one of the lines 411-413 to which it connects.

  Recently Added Patents
Image processing apparatus capable of using replacement component, image forming apparatus capable of using replacement component, and method of administrating replacement component
Method for encoding signal, and method for decoding signal
Pet fish burial pod
Vehicle detection apparatus and method using magnetic sensor
Techniques to manage communications resources for a multimedia conference event
Switchable solvents and methods of use thereof
Substituted thiophene pentamers
  Randomly Featured Patents
Safely disabling a land vehicle using a selective call radio signal
Protective cap for use in electrostatic coating method
System and method for an efficient dynamic multi-unit auction
Video encoding/decoding method and apparatus for motion compensation prediction
Industrial caster wheel with elastomeric spring/damper member
Asynchronous memory using source synchronous transfer and system employing the same
Method and device for contact-free guidance of sheets
Tank type vacuum cleaner tool storage shelf