Resources Contact Us Home
Clock tree topology

Image Number 3 for United States Patent #6353352.

A clock tree topology distributes a clock signal from a single input terminal 400 to three terminals 421-423 with an equal phase delay. The topology includes four lines 401-404 connected together at a first end 450 with adjacent lines forming right angles. A second end of the line 404 forms the clock signal input terminal 400. A second end of the remaining lines 401-403 are connected to first ends of lines 411-413. Second ends of the lines 411-413 form the terminals 421-423. A right angle is formed between each of the lines 401-403 and the respective one of the lines 411-413 to which it connects.

  Recently Added Patents
Portable massage apparatus
Color variation control process for molding plastic and composite multi-color articles
Post-processing including median filtering of noise suppression gains
Wire catalyst for hydrogenation/dehydrogenation reaction and manufacturing method therefor
Method and system for video parameter analysis and transmission
Maintenance guidance display device, maintenance guidance display method, and maintenance guidance display program
Magnetic levitation motor used in lens module
  Randomly Featured Patents
Package substrate and semiconductor package having the same
Chemical diffuser
Technique for forming contact insulation layers and silicide regions with different characteristics
Reduced-delay clocked logic
Methods and systems for centralized cluster management in wireless switch architecture
Handling tire making materials
Method for fabricating a semiconductor device having a vertical channel of carriers
Method of quenching synthesis gas
Chain for trencher apparatus
Multicell battery using continuous manufacture