Resources Contact Us Home
Clock tree topology

Image Number 3 for United States Patent #6353352.

A clock tree topology distributes a clock signal from a single input terminal 400 to three terminals 421-423 with an equal phase delay. The topology includes four lines 401-404 connected together at a first end 450 with adjacent lines forming right angles. A second end of the line 404 forms the clock signal input terminal 400. A second end of the remaining lines 401-403 are connected to first ends of lines 411-413. Second ends of the lines 411-413 form the terminals 421-423. A right angle is formed between each of the lines 401-403 and the respective one of the lines 411-413 to which it connects.

  Recently Added Patents
Non-aqueous electrolyte battery
Candle holder
Memory circuit and method of forming the same using reduced mask steps
Electromagnetic shield for a passive electronic component in an active medical device implantable lead
Parallel power inverter motor drive system
Multiple carrier compression scheme
Semiconductor integrated circuit
  Randomly Featured Patents
System and method for controlling battery cool-down
Side ramp assembly for a trailer
Apparatus for treating traveling textile material in a pressurized fluid
Use of estradiol valerate as an anti-depressant
Label magazine for labeling machines
Golf wood club with smooth groove-free face
Time delay apparatus
Immunosuppressant factor protein capable of inhibiting T-cell mechanisms
Method for adjusting and controlling packing force