Resources Contact Us Home
Clock tree topology

Image Number 3 for United States Patent #6353352.

A clock tree topology distributes a clock signal from a single input terminal 400 to three terminals 421-423 with an equal phase delay. The topology includes four lines 401-404 connected together at a first end 450 with adjacent lines forming right angles. A second end of the line 404 forms the clock signal input terminal 400. A second end of the remaining lines 401-403 are connected to first ends of lines 411-413. Second ends of the lines 411-413 form the terminals 421-423. A right angle is formed between each of the lines 401-403 and the respective one of the lines 411-413 to which it connects.

  Recently Added Patents
Nitrogen and hindered phenol containing dual functional macromolecular antioxidants: synthesis, performances and applications
Modular utility rack
Methods for measuring media performance associated with adjacent track interference
Method, device, and system for configuring component carrier in carrier aggregation scenario
Circuit for and method of enabling communication of cryptographic data
Image forming apparatus acquiring image processing time detected when the acquired time is longer that the previously set time and to correct output image density using generated patch pattern
Metal melting apparatus and method for melting metal
  Randomly Featured Patents
Razor handle
Oil drain funnel
Temperature controlled adsorption multi-step regeneration cycle
Process for producing alcohols
Fuel cell stack including ejector and blower for anode recirculation and method for controlling the same
Collagen mimics
Centrifugal RPM governor for fuel injected engines
Wireless diversity receiver with shared receive path
Precursor of an explosive composition including at least one ionic liquid and a method of desensitizing an explosive composition
Display panel for shelving