Resources Contact Us Home
Data processor and data processing system

Image Number 16 for United States Patent #6327605.

A data processor includes an arithmetic portion incorporated in a floating point unit, in which the arithmetic portion includes a plurality of multipliers supplied mantissa part of floating point number from respectively different data input signal line group and performing mutual multiplication of supplied mantissa parts, an aligner receiving outputs of respective multipliers and performing alignment shift, an exponent processing portion for generating number of alignment shift of the aligner and an exponent before normalization on the basis of generation an exponent part of the floating point number, a multi-input adder and the exponent before normalization, reducing scale of the circuit and performing inner product operation and the like with the floating point numbers in high speed and high accuracy.

  Recently Added Patents
Mobile terminal
Polarity switching member of dot inversion system
Device for accurately measuring concentration of component in blood and control method of the device
Portable massage apparatus
Preparation process of transition metal boride and uses thereof
Products for animal use including humans having a certificate verifying at least one of efficacy or safety, and methods of providing such certificates
  Randomly Featured Patents
Polysubstituted 3-acylamino-5-phenyl-1,4-benzodiazepin-2-one derivatives, process for their preparation and the pharmaceutical compositions containing them
Frame-interval fault detection in a demand assignment TDMA communication system
Cap for holding powder to mixed with a fluid in a bottle
Validation of nearest neighbor classifiers
Beam combining and separating apparatus useful for combining and separating reading and writing laser beams in an optical storage system
Partially conjugated polymers with spiro centers and their use as electro-luminescent materials
Sound direction system
System, apparatus, and method for rapid pump displacement configuration
Synchronous mirror delay (SMD) circuit and method including a counter and reduced size bi-directional delay line
Antibodies that specifically bind to TL5